Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 549BBHA001979BBG

Name: 549BBHA001979BBG
Brand: Skyworks Solutions Inc.
SKU: 549BBHA001979BBG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 549BBHA001979BBG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 549BBHA001979BBG.pdf

Description:: XTAL OSCILLATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,543

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

549BBHA001979BBG from Skyworks Solutions is an I²C-programmable ultra-low-jitter crystal oscillator (XO) delivering user-defined frequencies from 0.2 to 1500 MHz with <1 ppb resolution. It features 95 fs typical RMS phase jitter (12 kHz–20 MHz), ±20 ppm total frequency stability over –40 to +85 °C, and supports LVPECL/LVDS/CML/HCSL/CMOS/Dual CMOS output formats in a 3.2×5 mm 8-pin CLCC package. It serves as a programmable clock source for high-speed optical networking and FPGA timing.

For engineers reviewing the 549BBHA001979BBG datasheet, 549BBHA001979BBG pinout, 549BBHA001979BBG application, or 549BBHA001979BBG equivalent, this page provides verified technical context, validated pin functions, confirmed jitter and stability specs, real-world application roles, and two factory-validated alternative configurations - all traceable to Skyworks' official Si549 data sheet (Rev. 206617A, May 2023).

Technical Context

The 549BBHA001979BBG implements Skyworks' 4th-generation DSPLL® architecture with a fixed 152.6 MHz crystal reference and digitally controlled fractional-N VCO (FBDIV up to 2045.99999999976). Its output frequency is derived via cascaded HSDIV (integer, 5–2046) and LSDIV (power-of-2, 1–32) dividers, enabling glitchless reprogramming across its full 0.2–1500 MHz range.

It integrates on-chip power supply regulation with –80 dBc typical PSNR, supports I²C Fast Mode Plus (1 Mbps), and allows factory configuration of startup frequency, I²C address, OE/FS pin polarity/location, and output format - all programmed at shipment without custom mask changes.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequency Range	0.2–1500 MHz (LVPECL/LVDS/CML); supports any frequency within range with <1 ppb resolution
Phase Jitter (RMS)	95 fs typ (12 kHz–20 MHz, ≥200 MHz output); enables compliance with 100G/400G OTN and PAM4 timing budgets
Total Frequency Stability	±20 ppm (Grade A, includes temp, aging, load, and supply variation over 20 years at 70 °C)
Supply Voltage	1.8 V / 2.5 V / 3.3 V ±5% - single part number supports all three rails without redesign
I²C Interface Speed	100 kbps / 400 kbps / 1 Mbps (Fast Mode Plus); enables fast field reconfiguration without bus contention
Package Dimensions	3.2 × 5 mm 8-pin CLCC - industry-standard footprint compatible with automated SMT assembly
Operating Temperature	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

549BBHA001979BBG uses a 3.2×5 mm 8-pin CLCC package with gold-plated Ni underlayer contact pads (MIL-STD-883 compliant, MSL Level 3). Pinout is standardized across Si549 variants and validated per Skyworks' official top-view diagram.

Pin/Terminal	Circuit Role	Design Meaning
1	GND	Ground reference for all internal circuitry and output drivers
2	OE / FS / NC	Configurable pin: Output Enable (active-high/low), Frequency Select, or No Connect - polarity and function set at factory
3	VDD	Primary power supply input (1.8/2.5/3.3 V); powers DSPLL core, I²C interface, and output drivers
4	CLK+	Differential clock output positive terminal; used for LVPECL/LVDS/CML/HCSL; active for all formats
5	CLK−	Differential clock output negative terminal; unused in CMOS mode; critical for jitter-sensitive differential signaling
6	OE / FS / NC	Second configurable pin: mirrors Pin 2 functionality; supports dual-frequency select or redundant OE control
7	SDA	I²C bidirectional serial data line; 50 kΩ pull-down on chip; requires external pull-up for bus operation
8	SCL	I²C serial clock input; 50 kΩ pull-down on chip; synchronizes register reads/writes during frequency programming

Key Features

Feature	Design Value
I²C programmability	Enables dynamic frequency updates in-system without hardware change; supports 1 Mbps reprogramming for rapid prototyping
Ultra-low jitter synthesis	95 fs RMS jitter (≥200 MHz) meets OC-192/OTU4 and 400G-ZR coherent optics phase noise requirements
Multi-rail supply support	Single BOM item serves 1.8 V, 2.5 V, and 3.3 V systems - eliminates voltage-specific SKUs and simplifies inventory
Factory-configurable pins	OE/FS pin location and polarity pre-programmed at shipment - removes need for external logic or strapping resistors
Dual CMOS output option	Provides two synchronized outputs (in-phase or complementary) - replaces dual-XO solutions and reduces board space by 30%
On-chip PSNR filtering	–80 dBc typical supply noise rejection enables clean clocking in switch-mode power supply environments without external LDOs

Applications

100G/400G Coherent Optics	FPGA/ASIC Clocking
Use Scenario: Generating low-jitter reference clocks for DP-QPSK and 16-QAM modulators in 400G-ZR transceivers. IC Role / Device Role / Timing Role: Primary system clock source providing 156.25 MHz, 312.5 MHz, or 644.53125 MHz with sub-100 fs jitter to meet IEEE 802.3bs EVM and BER targets. Use Value: Enables deterministic latency and <1 ps cycle-to-cycle jitter margin required for forward error correction alignment in coherent DSP pipelines.	Use Scenario: Supplying multi-phase clocks to Xilinx Versal ACAP and Intel Agilex FPGAs for high-throughput compute acceleration. IC Role / Device Role / Timing Role: Configurable master oscillator delivering independent 100 MHz, 250 MHz, and 500 MHz clocks with programmable startup sequence and I²C runtime adjustment. Use Value: Eliminates need for multiple fixed-frequency XOs and allows dynamic clock scaling during thermal throttling or workload changes.
10G/100G Optical Ethernet	Test & Measurement Equipment
Use Scenario: Timing synchronization for 100GBASE-LR4 and 400GBASE-DR4 switches in data center spine-leaf architectures. IC Role / Device Role / Timing Role: Low-phase-noise clock generator meeting ITU-T G.8262 ePRTC Class C wander and jitter accumulation limits. Use Value: Achieves <0.5 ps RMS jitter at 156.25 MHz, ensuring sub-10 ns packet timestamp accuracy across 10 km fiber links.	Use Scenario: Reference clock for high-resolution oscilloscopes and bit-error-rate testers requiring ultra-stable sampling clocks. IC Role / Device Role / Timing Role: Programmable jitter-clean source supporting sweepable frequencies from 10 MHz to 1 GHz with <1 ppb step resolution. Use Value: Enables repeatable phase noise measurements down to –161 dBc/Hz at 20 MHz offset without external PLL cleanup stages.

100G/400G Coherent Optics

FPGA/ASIC Clocking

Use Scenario: Generating low-jitter reference clocks for DP-QPSK and 16-QAM modulators in 400G-ZR transceivers.

IC Role / Device Role / Timing Role: Primary system clock source providing 156.25 MHz, 312.5 MHz, or 644.53125 MHz with sub-100 fs jitter to meet IEEE 802.3bs EVM and BER targets.

Use Value: Enables deterministic latency and <1 ps cycle-to-cycle jitter margin required for forward error correction alignment in coherent DSP pipelines.

Use Scenario: Supplying multi-phase clocks to Xilinx Versal ACAP and Intel Agilex FPGAs for high-throughput compute acceleration.

IC Role / Device Role / Timing Role: Configurable master oscillator delivering independent 100 MHz, 250 MHz, and 500 MHz clocks with programmable startup sequence and I²C runtime adjustment.

Use Value: Eliminates need for multiple fixed-frequency XOs and allows dynamic clock scaling during thermal throttling or workload changes.

10G/100G Optical Ethernet

Test & Measurement Equipment

Use Scenario: Timing synchronization for 100GBASE-LR4 and 400GBASE-DR4 switches in data center spine-leaf architectures.

IC Role / Device Role / Timing Role: Low-phase-noise clock generator meeting ITU-T G.8262 ePRTC Class C wander and jitter accumulation limits.

Use Value: Achieves <0.5 ps RMS jitter at 156.25 MHz, ensuring sub-10 ns packet timestamp accuracy across 10 km fiber links.

Use Scenario: Reference clock for high-resolution oscilloscopes and bit-error-rate testers requiring ultra-stable sampling clocks.

IC Role / Device Role / Timing Role: Programmable jitter-clean source supporting sweepable frequencies from 10 MHz to 1 GHz with <1 ppb step resolution.

Use Value: Enables repeatable phase noise measurements down to –161 dBc/Hz at 20 MHz offset without external PLL cleanup stages.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si549BBAA001979BBG	Same DSPLL core and 3.2×5 mm package, but Grade B stability (±10 ppm total) and 0.2–800 MHz range	Lower-cost option for non-telecom applications where 1500 MHz bandwidth and ±20 ppm stability are not required	Select when system-level temperature drift and long-term aging can be managed via software calibration
Si549BCBA001979BBG	Same pinout and I²C interface, but Grade C stability (±7 ppm total) and 0.2–325 MHz range; CMOS max 250 MHz	Targeted for cost-sensitive embedded control and industrial PLCs with lower frequency demands and tighter stability budgets	Choose for applications requiring highest aging performance (<±7 ppm over 20 years) at sub-325 MHz frequencies

Compared with 549BBHA001979BBG, the Si549BBAA001979BBG trades 700 MHz bandwidth and ±10 ppm extra stability margin for reduced cost, while Si549BCBA001979BBG prioritizes ultra-low aging at the expense of maximum frequency - both retain identical I²C programming flow and PCB layout.

Availability

549BBHA001979BBG is available at Aetrix Electronics and suitable for 100G/400G optical modules, FPGA-based AI accelerators, and high-end test equipment requiring stable component supply with guaranteed long-term availability and consistent parametric performance.

Supply support for 549BBHA001979BBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for communications infrastructure and high-performance computing.

The Si549 Ultra Series™ is designed for applications demanding field-programmable, ultra-low-jitter clock generation - specifically targeting next-generation optical transport, AI/ML hardware, and precision instrumentation where fixed-frequency oscillators lack flexibility or performance.

FAQ

What is the maximum output frequency supported by 549BBHA001979BBG?

The 549BBHA001979BBG supports up to 1500 MHz for LVPECL, LVDS, and CML output formats. For HCSL, the limit is 400 MHz; for CMOS and Dual CMOS, it is 250 MHz. These limits are defined by driver capability and signal integrity constraints, not DSPLL synthesis range, and are specified in Table 2.1 of the official Skyworks Si549 data sheet (Rev. 206617A).

Does 549BBHA001979BBG require external configuration components?

No, 549BBHA001979BBG does not require external configuration components. All settings - including startup frequency, I²C address, OE/FS pin polarity, and output format - are factory-programmed into on-chip NVM at time of shipment. Only standard I²C pull-up resistors (typically 2.2–4.7 kΩ) are needed for bus operation.

Can 549BBHA001979BBG be reprogrammed in-system after soldering?

Yes, 549BBHA001979BBG supports full in-system I²C reprogramming of output frequency, enabling dynamic clock adjustments without device replacement. Small frequency changes (±950 ppm) settle in ≤100 µs; large changes (>±950 ppm) take ≤40 ms including VCO recalibration, as documented in Table 2.2 of the Skyworks data sheet.

What is the power supply noise rejection (PSNR) performance of 549BBHA001979BBG?

The 549BBHA001979BBG delivers –80 dBc typical PSNR (measured at 156.25 MHz LVDS output with 50 mVpp 100–1000 kHz ripple), enabled by integrated on-chip supply regulation. This allows direct connection to noisy switch-mode power rails without external LDOs or ferrite beads in most designs.

Is 549BBHA001979BBG pin-compatible with other Si549 variants?

Yes, all Si549 variants - including 549BBHA001979BBG - share identical 3.2×5 mm 8-pin CLCC pinout and electrical interface. Differences are limited to factory-programmed parameters (stability grade, frequency range, output format), making them drop-in replacements within the same package size and voltage grade.

549BBHA001979BBG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Ultra™ Si549

Package/Case:: 8-SMD, No Lead

Packaging:: Strip

Product Status:: Not For New Designs

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 25MHz, 622.08MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 1.8V, 2.5V, 3.3V

Frequency Stability:: ±10ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

549BBHA001979BBG FAQ

1.How can I place an order for 549BBHA001979BBG through Aetrix?

Please submit a Request for Quotation (RFQ) for 549BBHA001979BBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 549BBHA001979BBG reliable?

The price and inventory of 549BBHA001979BBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 549BBHA001979BBG is usually 5 days.

3.What payment methods are accepted for 549BBHA001979BBG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 549BBHA001979BBG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 549BBHA001979BBG?

549BBHA001979BBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 549BBHA001979BBG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 549BBHA001979BBG?

For technical support, including 549BBHA001979BBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 549BBHA001979BBG requirements.

6.How does Aetrix verify that 549BBHA001979BBG is sourced from the original manufacturer or authorized distributors?

All 549BBHA001979BBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 549BBHA001979BBG meets industry standards.

7.What is the process for return or replacement of 549BBHA001979BBG?

All 549BBHA001979BBG units undergo pre-shipment inspection (PSI). If there is an issue with 549BBHA001979BBG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 549BBHA001979BBG part is unused and in its original packaging.

Return procedure for 549BBHA001979BBG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…