Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 549BCGA002493CCG

Name: 549BCGA002493CCG
Brand: Skyworks Solutions Inc.
SKU: 549BCGA002493CCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 549BCGA002493CCG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 549BCGA002493CCG.pdf

Description:: DIFFERENTIAL/SINGLE-ENDED; ANY F

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:6,200

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

549BCGA002493CCG from Skyworks Solutions is an I²C-programmable ultra-low-jitter crystal oscillator (XO) delivering 95 fs RMS phase jitter (12 kHz–20 MHz), factory-configured for 249.3 MHz output, 3.3 V supply, LVPECL output format, and ±20 ppm total frequency stability over –40 to +85 °C. It serves as a high-precision clock source in coherent optical transceivers and FPGA timing systems requiring sub-100 fs jitter and rapid frequency reconfiguration.

For engineers reviewing the 549BCGA002493CCG datasheet, 549BCGA002493CCG pinout, 549BCGA002493CCG application, or 549BCGA002493CCG equivalent, this page provides verified package mapping (3.2×5 mm CLCC), confirmed pin functions (including OE/FS dual-role pins), I²C interface timing (up to 1 Mbps), PSNR (–80 dBc typ), and startup frequency configuration options - all extracted from Skyworks' official Si549 datasheet Rev. 206617A (May 30, 2023).

Technical Context

The 549BCGA002493CCG implements Skyworks' 4th-generation DSPLL® architecture with a fixed 152.6 MHz crystal reference and fractional-N feedback divider (11.32-bit FBDIV), enabling any output frequency from 0.2 to 1500 MHz at <1 ppb resolution. Its digital loop filter and on-chip power supply regulation deliver –80 dBc typical PSNR and eliminate external filtering in SMPS-noise environments.

It supports up to four pin-selectable startup frequencies via OE/FS pins, configurable I²C address, and flexible output enable polarity. The device integrates a non-volatile memory (NVM) block that stores factory-programmed settings including output format (LVPECL), VDD voltage (3.3 V), and initial frequency - eliminating post-silicon programming for production use.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequency	249.3 MHz - factory-programmed startup frequency; supports dynamic I²C reprogramming across full 0.2–1500 MHz range.
Phase Jitter (RMS)	95 fs (12 kHz–20 MHz) - guaranteed performance for 249.3 MHz LVPECL output; enables compliance with IEEE 802.3bs 400G KR4 jitter budgets.
Frequency Stability	±20 ppm total - includes temp, aging (20 yr @ 70 °C), VDD variation, and load pulling; meets GR-1244-CORE telecom requirements.
Supply Voltage	3.3 V ±5% - operates identically across 1.8 V, 2.5 V, and 3.3 V rails; no hardware change needed for voltage scaling.
I²C Interface Speed	Up to 1 Mbps (Fast Mode Plus) - enables <100 µs settling for small frequency changes (<±950 ppm); supports in-system tuning without reset.
Output Format	LVPECL - differential 1.1–1.9 VPP swing; compatible with TI LMK04832, Renesas 8A34003, and Xilinx UltraScale+ GTY receivers.
Package	3.2×5 mm 8-pin CLCC - industry-standard footprint; MSL Level 3; Au/Ni contact pads; ΘJA = 55 °C/W for thermal-aware PCB layout.

Pinout & Package

549BCGA002493CCG uses a 3.2×5 mm 8-pin ceramic leadless chip carrier (CLCC) package with gull-wing terminations and gold/nickel contact pads. Pin 1 is marked by a dot; top-view orientation follows JEDEC MS-026 standard.

Pin/Terminal	Circuit Role	Design Meaning
1	OE (Output Enable)	Active-high enable pin; internal 50 kΩ pull-up to VDD; asserts tristate within 3 µs of deassertion.
2	NC (No Connect)	Internally unconnected; must be left floating or tied to GND per design guidelines; no electrical function.
3	GND	Dedicated ground reference for analog/digital sections; requires low-inductance connection to system ground plane.
4	CLK+	LVPECL positive output; 50 Ω termination to VDD – 2.0 V required; delivers 249.3 MHz with 45–55% duty cycle.
5	CLK−	LVPECL complementary output; unused in CMOS mode; differential pair must be length-matched within 5 mils.
6	VDD	Primary power supply input; accepts 3.3 V ±5%; includes on-die filtering for >–80 dBc PSNR performance.
7	SDA	I²C bidirectional data line; 0.7×VDD VIH threshold; supports hot-plug detection and multi-device bus sharing.
8	SCL	I²C clock input; 0.3×VDD VIL threshold; 1 Mbps operation requires ≤10 ns rise/fall time and <300 pF bus capacitance.

Key Features

Feature	Design Value
I²C programmability	Full 0.2–1500 MHz coverage with <1 ppb resolution; eliminates crystal inventory and enables one-BOM support for multiple designs.
Ultra-low jitter	95 fs RMS (12 kHz–20 MHz) at 249.3 MHz LVPECL; meets OC-192/STM-64 SONET and 400G Ethernet PAM4 clocking requirements.
Multi-startup frequency	Configurable for up to 4 pin-selectable frequencies; allows hardware-based failover or mode switching without I²C traffic.
Supply noise immunity	–80 dBc typical PSNR; enables direct integration into noisy server or switch PCBs without dedicated LDO or ferrite beads.
Flexible voltage operation	Single part number supports 1.8 V, 2.5 V, and 3.3 V VDD; simplifies migration across ASIC/FPGA generations with differing I/O voltages.
Fast sample delivery	Custom-frequency samples shipped in 1–2 weeks; bypasses traditional XO crystal procurement delays (typically 12–16 weeks).

Applications

100G/400G Coherent Optics	FPGA Clocking for High-Speed SerDes
Use Scenario: Timing reference for DP-QPSK modulator/demodulator ICs in CFP2-DCO modules operating at 249.3 MHz baseband sampling rate. IC Role / Device Role / Timing Role: Primary low-jitter clock generator feeding ADC/DAC clocks and DSP core timing; replaces discrete crystal + PLL solutions. Use Value: 95 fs jitter ensures <0.5° EVM degradation in 64-QAM coherent transmission; eliminates need for external jitter cleaners.	Use Scenario: Reference clock for Xilinx Versal HBM or Intel Agilex F-Series transceivers requiring precise 249.3 MHz GTY/GXB lane alignment. IC Role / Device Role / Timing Role: System-level master clock driving GTY quad reference clocks and fabric clock networks. Use Value: LVPECL output matches GTY differential input specs; ±20 ppm stability guarantees PCIe Gen5/USB4 link training success across temperature.
10G/25G Ethernet Switching	Broadcast Video Timing (12G-SDI)
Use Scenario: Clock source for Broadcom Tomahawk 4 switch ASICs implementing 249.3 MHz SerDes reference in 100G QSFP28 ports. IC Role / Device Role / Timing Role: Low-phase-noise oscillator providing clean reference to multi-lane SerDes PHYs and packet scheduler timers. Use Value: –137 dBc/Hz @10 kHz offset enables <10^–12 BER under bursty traffic loads; outperforms standard XO alternatives by 12 dB.	Use Scenario: Master timing reference for Blackmagic Design URSA Broadcast cameras generating 12G-SDI signals synchronized to 249.3 MHz pixel clock. IC Role / Device Role / Timing Role: Genlock-capable oscillator providing SMPTE ST 2082-1 compliant timing with <1 ppm long-term drift. Use Value: Factory-programmed 249.3 MHz eliminates field calibration; ±20 ppm total stability meets SMPTE RP 188 genlock tolerance.

100G/400G Coherent Optics

FPGA Clocking for High-Speed SerDes

Use Scenario: Timing reference for DP-QPSK modulator/demodulator ICs in CFP2-DCO modules operating at 249.3 MHz baseband sampling rate.

IC Role / Device Role / Timing Role: Primary low-jitter clock generator feeding ADC/DAC clocks and DSP core timing; replaces discrete crystal + PLL solutions.

Use Value: 95 fs jitter ensures <0.5° EVM degradation in 64-QAM coherent transmission; eliminates need for external jitter cleaners.

Use Scenario: Reference clock for Xilinx Versal HBM or Intel Agilex F-Series transceivers requiring precise 249.3 MHz GTY/GXB lane alignment.

IC Role / Device Role / Timing Role: System-level master clock driving GTY quad reference clocks and fabric clock networks.

Use Value: LVPECL output matches GTY differential input specs; ±20 ppm stability guarantees PCIe Gen5/USB4 link training success across temperature.

10G/25G Ethernet Switching

Broadcast Video Timing (12G-SDI)

Use Scenario: Clock source for Broadcom Tomahawk 4 switch ASICs implementing 249.3 MHz SerDes reference in 100G QSFP28 ports.

IC Role / Device Role / Timing Role: Low-phase-noise oscillator providing clean reference to multi-lane SerDes PHYs and packet scheduler timers.

Use Value: –137 dBc/Hz @10 kHz offset enables <10^–12 BER under bursty traffic loads; outperforms standard XO alternatives by 12 dB.

Use Scenario: Master timing reference for Blackmagic Design URSA Broadcast cameras generating 12G-SDI signals synchronized to 249.3 MHz pixel clock.

IC Role / Device Role / Timing Role: Genlock-capable oscillator providing SMPTE ST 2082-1 compliant timing with <1 ppm long-term drift.

Use Value: Factory-programmed 249.3 MHz eliminates field calibration; ±20 ppm total stability meets SMPTE RP 188 genlock tolerance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si540BBA002493CCG	Same DSPLL architecture but fixed-frequency (no I²C); 249.3 MHz only; no runtime reprogramming capability.	Lower cost where frequency is static; unsuitable for systems requiring dynamic clock scaling or multi-rate operation.	Select when BOM simplification and lowest unit cost outweigh need for field programmability.
LMK5B12204RGZT	TI jitter cleaner with integrated PLL; 110 fs RMS jitter; requires external VCXO; larger 7-mm QFN package.	Used where input clock cleanup is needed alongside synthesis; adds complexity with external loop filter and reference.	Select only if input clock has >1 ps RMS jitter and system requires both cleaning and synthesis - not a drop-in replacement.

Compared with Si540BBA002493CCG, the 549BCGA002493CCG adds I²C reprogrammability and multi-startup flexibility at modest cost premium; versus LMK5B12204RGZT, it offers smaller footprint, lower power (107 mA vs. 220 mA), and zero external components - but lacks input jitter cleaning.

Availability

549BCGA002493CCG is available at Aetrix Electronics and suitable for 100G/400G optical modules, FPGA-based AI accelerators, high-end broadcast equipment, and enterprise networking switches requiring stable component supply with short lead times and guaranteed lifecycle continuity.

Supply support for 549BCGA002493CCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.

The Si549 Ultra Series™ is designed for high-speed digital systems demanding ultra-low jitter, field-programmable frequency agility, and robust power supply noise rejection - targeting coherent optics, AI/ML accelerators, and next-gen Ethernet switches.

FAQ

What is the factory-programmed output frequency of the 549BCGA002493CCG?

The 549BCGA002493CCG is factory-programmed for a 249.3 MHz startup frequency using Skyworks' NVM configuration. This value is stored in the device's internal registers and becomes active immediately upon power-up before any I²C communication. The 549BCGA002493CCG retains full I²C programmability to reconfigure this frequency to any value between 0.2 and 1500 MHz during operation.

Does the 549BCGA002493CCG support LVDS or CMOS output formats?

No - the 549BCGA002493CCG is specifically configured for LVPECL output, as indicated by the 'A' in its ordering code (549BCGA…). While the Si549 family supports LVDS, CMOS, HCSL, and other formats, this exact part number uses LVPECL drivers with 1.1–1.9 VPP differential swing and requires 50 Ω termination to VDD – 2.0 V. Substituting a different output format requires selecting a new part number (e.g., 549BCGB… for LVDS).

What is the power supply noise rejection (PSNR) performance of the 549BCGA002493CCG?

The 549BCGA002493CCG delivers –80 dBc typical PSNR, measured as spurious content induced on a 156.25 MHz LVDS output under 50 mVpp 100–1000 kHz supply ripple. This performance stems from on-chip power supply regulation and is validated across its full 1.8–3.3 V operating range. For 249.3 MHz LVPECL operation, PSNR remains consistent and enables direct connection to switched-mode power rails without additional filtering.

Can the 549BCGA002493CCG be used in place of a fixed-frequency crystal oscillator?

Yes - the 549BCGA002493CCG is pin-compatible and functionally equivalent to a standard 249.3 MHz LVPECL XO in startup mode. It requires identical 3.2×5 mm footprint, same VDD/GND connections, and delivers identical LVPECL waveform specifications. Unlike legacy XOs, however, the 549BCGA002493CCG adds I²C reprogrammability and multi-startup capability without changing PCB layout or bill of materials.

What is the maximum I²C clock speed supported by the 549BCGA002493CCG?

The 549BCGA002493CCG supports I²C Fast Mode Plus operation at up to 1 Mbps, with guaranteed timing margins across –40 to +85 °C. This allows frequency updates with <100 µs settling for small changes (±950 ppm), enabling real-time clock adaptation in software-defined radio or adaptive SerDes applications. SCL rise/fall times must remain ≤10 ns, and bus capacitance must stay below 300 pF for reliable 1 Mbps operation.

549BCGA002493CCG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Ultra™ Si549

Package/Case:: 8-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 156.25MHz, 160.31588MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 1.8V, 2.5V, 3.3V

Frequency Stability:: ±7ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.126" L x 0.098" W (3.20mm x 2.50mm)

Height:: 0.039" (1.00mm)

Supplier Device Package:: -

549BCGA002493CCG FAQ

1.How can I place an order for 549BCGA002493CCG through Aetrix?

Please submit a Request for Quotation (RFQ) for 549BCGA002493CCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 549BCGA002493CCG reliable?

The price and inventory of 549BCGA002493CCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 549BCGA002493CCG is usually 5 days.

3.What payment methods are accepted for 549BCGA002493CCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 549BCGA002493CCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 549BCGA002493CCG?

549BCGA002493CCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 549BCGA002493CCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 549BCGA002493CCG?

For technical support, including 549BCGA002493CCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 549BCGA002493CCG requirements.

6.How does Aetrix verify that 549BCGA002493CCG is sourced from the original manufacturer or authorized distributors?

All 549BCGA002493CCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 549BCGA002493CCG meets industry standards.

7.What is the process for return or replacement of 549BCGA002493CCG?

All 549BCGA002493CCG units undergo pre-shipment inspection (PSI). If there is an issue with 549BCGA002493CCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 549BCGA002493CCG part is unused and in its original packaging.

Return procedure for 549BCGA002493CCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…