My Inquiry
My Account
Skyworks Solutions Inc. 552AE000234DG
- Part No.:
- 552AE000234DG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
552AE000234DG.pdf
- Description:
- XTAL OSC VCXO 3.3V 6SMD
- Quantity:
- Payment:
- Shipping:
Inventory:6,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
552AE000234DG from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) with factory-programmed output frequencies of 155.52 MHz and 125.00 MHz, 2.5 V supply, LVPECL output format, ±50 ppm temperature stability, and 90 ppm/V tuning slope. It delivers ultra-low phase jitter (0.27 ps RMS, 12 kHz–20 MHz) and operates across –40 °C to +85 °C for telecom clocking applications.
For engineers reviewing the 552AE000234DG datasheet, 552AE000234DG pinout, 552AE000234DG application, or 552AE000234DG equivalent, this page provides verified electrical specs, dual-frequency switching behavior, DSPLL®-based jitter performance, supply noise rejection data, and RoHS-compliant 5 × 7 mm package implementation guidance.
Technical Context
The 552AE000234DG integrates Skyworks' 3rd-generation DSPLL® synthesizer with a fixed internal crystal resonator, enabling two user-selectable output frequencies (FS = 0 or 1) without external frequency sources. Its analog VC input accepts 0–VDD control voltage with 90 ppm/V tuning slope and ±375 ppm absolute pull range.
It supports LVPECL differential outputs at 2.5 V, delivering 1.1–1.9 VPP swing into 50 Ω to VDD – 2.0 V, with 45–55% duty cycle symmetry and <10 ms settling time after FS transition. The device uses an internal 17 kΩ pull-up on FS and exhibits 84.6 °C/W thermal resistance in still air.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequencies | 155.52 MHz (FS = 0), 125.00 MHz (FS = 1); enables dual-rate clocking without external PLL reconfiguration |
| Supply Voltage | 2.5 V ±10%; supports low-noise power domains common in 10 GbE and optical module designs |
| Output Format | LVPECL; provides robust 1.1–1.9 VPP differential signaling compatible with SONET/SDH line cards |
| Phase Jitter (RMS) | 0.27 ps (12 kHz–20 MHz); meets OC-48 timing budget for clock and data recovery circuits |
| Tuning Slope (KV) | 90 ppm/V; balances APR (±375 ppm) and jitter sensitivity for stable PLL lock in noisy environments |
| Temp Stability | ±50 ppm over –40 °C to +85 °C; ensures frequency accuracy across industrial temperature range without oven control |
| Aging (15 yr) | ±10 ppm; guarantees long-term frequency drift compliance in carrier-grade infrastructure equipment |
Pinout & Package
552AE000234DG is housed in an industry-standard, Pb-free/RoHS-compliant 6-pad 5 × 7 mm surface-mount package (MSL 1). Pin 1 is marked by a dot; footprint follows IPC-7351 guidelines with 2.54 mm pitch and 4.40 mm × 6.20 mm pad center dimensions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VC | Analog Control Input | Accepts 0–2.5 V tuning voltage; 500 kΩ input impedance minimizes loading on loop filter |
| 2 - FS | Digital Frequency Select | Logic high selects 125.00 MHz; logic low selects 155.52 MHz; internal 17 kΩ pull-up to VDD |
| 3 - GND | Ground Reference | Common return for power, output, and control paths; requires low-inductance PCB connection |
| 4 - CLK+ | Differential Output | LVPECL-compatible positive output; 50 Ω termination to VDD – 2.0 V required for signal integrity |
| 5 - CLK− | Differential Output | Complementary LVPECL output; must be routed as matched-length pair with CLK+ for skew control |
| 6 - VDD | Power Supply | 2.5 V supply input; decoupling with 100 nF ceramic + 10 µF tantalum recommended near pin |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency selection via single digital pin | FS pin toggles between 155.52 MHz and 125.00 MHz with <10 ms settling-enables dynamic rate adaptation in xDSL modems |
| DSPLL®-based synthesis with fixed crystal | Eliminates SAW resonator aging and temperature drift; achieves 3× better stability than SAW-based VCXOs |
| Configurable tuning slope | 90 ppm/V option optimizes APR vs. supply-induced jitter trade-off for 10 GbE LAN/WAN PHY timing |
| Multi-voltage LVPECL output | Operates at 2.5 V while maintaining full LVPECL voltage swing and edge rates-reduces level-shifting complexity |
| Industry-standard 5 × 7 mm footprint | Drop-in replacement for legacy VCXOs; compatible with automated SMT assembly and standard reflow profiles |
Applications
| SONET/SDH Line Cards | xDSL Central Office Equipment |
|---|---|
Use Scenario: Generating synchronous clocks for OC-48/OC-192 framer and mapper ICs in optical transport systems. IC Role / Device Role / Timing Role: Primary low-jitter reference source for clock and data recovery (CDR) and SERDES blocks. Use Value: 0.27 ps RMS phase jitter ensures BER <1e-12 under worst-case supply noise; ±50 ppm stability maintains frame alignment over temperature. |
Use Scenario: Providing dual-rate timing for ADSL2+/VDSL2 line cards supporting both legacy and high-speed subscriber profiles. IC Role / Device Role / Timing Role: Dual-frequency VCXO supplying 155.52 MHz for ATM layer and 125.00 MHz for Ethernet MAC timing. Use Value: Single-device frequency switching eliminates need for two discrete oscillators and associated layout area/cost. |
| 10 GbE LAN/WAN PHY | Optical Transceivers (SFP+, XFP) |
Use Scenario: Delivering precise 156.25 MHz or 125.00 MHz reference clocks to 10GBASE-R PHYs in switches and routers. IC Role / Device Role / Timing Role: Low-phase-noise clock source meeting IEEE 802.3ae jitter masks for 10 GbE serial interfaces. Use Value: DSPLL® architecture provides >40 dB supply noise rejection-critical in dense, multi-rail switch PCBs. |
Use Scenario: Serving as the master timing reference inside hot-pluggable optical modules requiring dual-rate operation. IC Role / Device Role / Timing Role: Factory-configured VCXO providing programmable frequency selection for multi-rate transceiver calibration. Use Value: 5 × 7 mm package fits within tight SFP+ module height constraints; MSL 1 rating supports lead-free reflow. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency VCXO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si552AE000108DG | Same 2.5 V/LVPECL/±50 ppm/90 ppm/V configuration but programmed for 644.53 MHz / 693.48 MHz outputs | Targets higher-frequency applications like CPRI and OBSAI wireless fronthaul, not telecom baseband rates | Select only if system requires >500 MHz dual-frequency operation; otherwise 552AE000234DG matches 125/155 MHz legacy standards |
| Si542AC000111DG | Single-output 155.52 MHz VCXO (not dual-frequency); same 2.5 V/LVPECL/±50 ppm spec but no FS pin or second frequency | Used where only one clock rate is needed-simpler control but lacks dynamic rate switching capability | Choose when dual-frequency functionality is unnecessary; reduces BOM count but forfeits FS-driven flexibility |
Compared with Si552AE000108DG and Si542AC000111DG, the 552AE000234DG uniquely satisfies telecom infrastructure requirements for standardized 125/155 MHz dual-rate clocking with guaranteed jitter and stability-making it irreplaceable in SONET/SDH and xDSL line card designs.
Availability
552AE000234DG is available at Aetrix Electronics and suitable for SONET/SDH line cards, xDSL central office equipment, and 10 GbE LAN/WAN PHY designs requiring stable component supply, long-lifecycle support, and RoHS-compliant timing solutions.
Supply support for 552AE000234DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The Si552 product line was designed specifically for high-reliability, low-jitter dual-frequency clock generation in carrier-grade communications infrastructure-including optical transport, broadband access, and enterprise networking equipment.
FAQ
What are the exact factory-programmed frequencies for 552AE000234DG?
The 552AE000234DG is factory-configured for two precise output frequencies: 155.52 MHz when FS = 0 (low), and 125.00 MHz when FS = 1 (high). These values correspond to the six-digit frequency code "000234" per Skyworks' ordering convention and are permanently programmed into the device before shipment.
Does 552AE000234DG require external configuration or programming after soldering?
No, the 552AE000234DG is fully factory-programmed and ready for operation upon power-up. All parameters-including dual frequencies, 2.5 V supply, LVPECL output, ±50 ppm stability, and 90 ppm/V tuning slope-are permanently set during manufacturing. No I²C, SPI, or other interface is present or required.
What is the maximum allowable supply ripple for stable 552AE000234DG operation?
The 552AE000234DG maintains specified phase jitter performance with up to 50 mVPP supply ripple at 100 kHz, thanks to DSPLL®'s >40 dB supply noise rejection. For optimal 0.27 ps RMS jitter, Skyworks recommends keeping ripple below 20 mVPP using local 100 nF + 10 µF decoupling at the VDD pin.
Can the FS pin of 552AE000234DG be left floating in the system design?
No, the FS pin must be actively driven high or low. Although it includes an internal 17 kΩ pull-up to VDD, leaving it floating risks metastability and unpredictable frequency selection. For reliable 155.52 MHz operation, tie FS to GND; for 125.00 MHz, drive it to 2.5 V using a clean CMOS-level signal.
Is 552AE000234DG compliant with JEDEC J-STD-020 moisture sensitivity requirements?
Yes, the 552AE000234DG is rated MSL 1 per J-STD-020, meaning it has unlimited floor life at ≤30 °C/60% RH and requires no baking prior to reflow. This simplifies manufacturing logistics and supports standard Pb-free reflow profiles with peak temperature up to 260 °C for 20–40 seconds.
552AE000234DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si552
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- VCXO
- Frequency - Output 1:
- 62.208MHz
- Frequency - Output 2:
- 64.152MHz
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 130mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
552AE000234DG FAQ
1.How can I place an order for 552AE000234DG through Aetrix?
Please submit a Request for Quotation (RFQ) for 552AE000234DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 552AE000234DG reliable?
The price and inventory of 552AE000234DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 552AE000234DG is usually 5 days.
3.What payment methods are accepted for 552AE000234DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 552AE000234DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 552AE000234DG?
552AE000234DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 552AE000234DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 552AE000234DG?
For technical support, including 552AE000234DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 552AE000234DG requirements.
6.How does Aetrix verify that 552AE000234DG is sourced from the original manufacturer or authorized distributors?
All 552AE000234DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 552AE000234DG meets industry standards.
7.What is the process for return or replacement of 552AE000234DG?
All 552AE000234DG units undergo pre-shipment inspection (PSI). If there is an issue with 552AE000234DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 552AE000234DG part is unused and in its original packaging.
Return procedure for 552AE000234DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
552AE000234DG Tags
-
ASEMDHC-L-R
Abracon LLC
-
513FCA000270AAG
Skyworks Solutions Inc.
-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
2x1,6x0,9.JPG)
-
AMPDAFI-A09T
Abracon LLC
3,2x2,5x0,9.JPG)
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC
-
DSC6021CI2A-009TT
Microchip Technology
-
DSC6021CI2A-009UT
Microchip Technology
-
DSC6021CI2A-009WT
Microchip Technology
-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
