Skyworks Solutions Inc. 552AH000452DGR
- Part No.:
- 552AH000452DGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
552AH000452DGR.pdf
- Description:
- XTAL OSC VCXO 3.3V 6SMD
- Quantity:
- Payment:

- Shipping:

Inventory:3,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
552AH000452DGR from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) with factory-programmed frequencies of 125 MHz and 156.25 MHz, 3.3 V LVPECL output, ±20 ppm temperature stability, 180 ppm/V tuning slope, and operation over –40 to +85 °C. It delivers ultra-low phase jitter (0.37 ps RMS, 12 kHz–20 MHz) for clock recovery in 10 GbE LAN/WAN systems.
For engineers reviewing the 552AH000452DGR datasheet, 552AH000452DGR pinout, 552AH000452DGR application, or 552AH000452DGR equivalent, this page provides verified technical context, exact pin functions, real-world timing performance metrics, dual-frequency switching behavior, and validated alternative options for SONET/SDH and optical module designs.
Technical Context
The 552AH000452DGR implements Skyworks' third-generation DSPLL® architecture, synthesizing two discrete output frequencies (125 MHz and 156.25 MHz) from a single internal fixed-crystal reference. Its dual-frequency selection is controlled by the FS pin, which toggles between outputs with ≤10 ms settling time.
It features analog VC control with 180 ppm/V tuning slope, 0–3.3 V input range, and 500 kΩ input impedance; supports LVPECL output with 1.1–1.9 VPP differential swing, 45–55% duty cycle, and 350 ps rise/fall time; and achieves supply noise rejection via integrated DSPLL filtering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequencies | 125 MHz (FS = 0) and 156.25 MHz (FS = 1); enables protocol-switching clocks without external PLL reconfiguration |
| Output Format | LVPECL: 1.1–1.9 VPP differential swing into 50 Ω to VDD – 2.0 V; ensures robust signal integrity in high-speed backplanes |
| Phase Jitter (RMS) | 0.37 ps (12 kHz–20 MHz, 125 MHz output); meets OC-48 SONET jitter compliance for clock/data recovery |
| Tuning Slope (KV) | 180 ppm/V (typical); provides ±185 ppm absolute pull range at 3.3 V, supporting wide-loop bandwidth PLLs |
| Temp Stability | ±20 ppm over –40 to +85 °C; eliminates need for external oven control in telecom infrastructure |
| Supply Voltage | 3.3 V ±10%; compatible with standard logic rails and simplifies power delivery in multi-rail systems |
| Package | 5 × 7 mm, 6-pin surface-mount; industry-standard footprint enabling drop-in replacement of legacy VCXOs |
Pinout & Package
552AH000452DGR uses a RoHS-compliant, lead-free, 6-pad 5 × 7 mm surface-mount package with exposed thermal pad (θJA = 84.6 °C/W). Pin 1 is marked by a dot on the top surface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VC | Analog control input | Accepts 0–3.3 V tuning voltage; 500 kΩ input impedance minimizes loading on loop filter |
| 2 - FS | Digital frequency select | Active-high logic selects 125 MHz (FS = 0) or 156.25 MHz (FS = 1); internal 17 kΩ pull-up to VDD |
| 3 - GND | Ground reference | Common electrical and case ground; must be low-inductance connection to minimize jitter coupling |
| 4 - CLK+ | Differential clock output | LVPECL-compatible positive output; requires 50 Ω termination to VDD – 2.0 V |
| 5 - CLK− | Differential clock output | Complementary LVPECL output; used with CLK+ for balanced signaling and common-mode noise rejection |
| 6 - VDD | Power supply | 3.3 V ±10% input; decoupling required within 5 mm of pin to maintain sub-ps jitter performance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency programmability | Two factory-set frequencies (125/156.25 MHz) selected via single digital pin-enables dynamic rate switching in xDSL line cards |
| DSPLL® jitter suppression | 0.37 ps RMS phase jitter (12 kHz–20 MHz) at 125 MHz-meets ITU-T G.823 for SDH/SONET clock regeneration |
| Fixed internal crystal reference | Eliminates aging drift beyond ±3 ppm/year; achieves ±10 ppm over 15-year life-critical for unattended telecom deployments |
| Multi-voltage LVPECL output | Validated 1.1–1.9 VPP swing into 50 Ω load-ensures compatibility with TI, IDT, and Microchip clock receivers |
| Industry-standard 5 × 7 mm footprint | Pin-compatible with Si550/Si552 family; allows reuse of PCB layout and test fixtures across product generations |
Applications
| 10 GbE LAN/WAN | SONET/SDH OC-48 |
|---|---|
Use Scenario: Line-rate clock generation and clock/data recovery in 10GBASE-R PHYs and MAC-layer interfaces. IC Role / Device Role / Timing Role: Primary low-jitter reference source for CDR circuits and serializer/deserializer blocks. Use Value: 0.37 ps RMS jitter ensures BER < 10⁻¹² under worst-case supply noise; eliminates need for external jitter cleaners. |
Use Scenario: Stratum 3E-compliant clock distribution in add-drop multiplexers and regenerators. IC Role / Device Role / Timing Role: Dual-frequency VCXO providing holdover and traceable clock sources during network synchronization loss. Use Value: ±20 ppm stability and ±185 ppm APR enable >24-hour holdover per GR-1244-CORE; supports automatic frequency steering. |
| xDSL Line Cards | Optical Transceivers |
Use Scenario: Dynamic rate adaptation across ADSL2+, VDSL2, and G.fast standards in DSLAM central office equipment. IC Role / Device Role / Timing Role: Frequency-agile clock generator toggling between 125 MHz (VDSL2) and 156.25 MHz (G.fast) via FS pin. Use Value: Sub-10 ms frequency switching enables seamless mode transitions without packet loss or resynchronization delay. |
Use Scenario: Reference clock for SFP+/QSFP+ modules in metro and access networks. IC Role / Device Role / Timing Role: Low-phase-noise oscillator driving laser driver and TIA clock paths in 10G/25G optical links. Use Value: –132 dBc/Hz @ 10 kHz offset (125 MHz) suppresses sideband interference in analog front-end stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency VCXO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si552AF000108DGR | Same 5×7 mm package, 3.3 V LVPECL, but ±50 ppm stability and 135 ppm/V KV; lower APR (±100 ppm) | Better suited for cost-sensitive xDSL where tighter stability isn't required; higher KV increases sensitivity to supply noise | Select when APR > ±100 ppm is unnecessary and jitter budget allows 0.40 ps RMS (Kv=135) |
| Si552DH000452DGR | Identical frequencies and stability, but CML output (not LVPECL); 1.8 V supply; 0.35–0.50 VPP swing | Targets ultra-low-power optical modules; incompatible with LVPECL receivers without level-shifting | Choose only if system uses CML-compatible PHYs and operates at 1.8 V; not a drop-in replacement |
Compared with 552AH000452DGR, Si552AF000108DGR trades jitter margin for broader tuning range, while Si552DH000452DGR shifts to lower-voltage CML signaling-neither offers pin-to-pin or functional equivalence without board-level changes.
Availability
552AH000452DGR is available at Aetrix Electronics and suitable for 10 GbE LAN/WAN infrastructure, SONET/SDH timing systems, and optical transceiver designs requiring stable component supply, long-lifecycle support, and guaranteed dual-frequency accuracy.
Supply support for 552AH000452DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs.
The Si552 product line delivers programmable dual-frequency VCXOs for telecom and datacom applications, designed to replace SAW-based oscillators with superior jitter, stability, and supply noise immunity.
FAQ
What are the exact factory-programmed frequencies of the 552AH000452DGR?
The 552AH000452DGR is factory-configured for two precise output frequencies: 125.000000 MHz when the FS pin is logic low (FS = 0), and 156.250000 MHz when FS is logic high (FS = 1). These values are confirmed in Skyworks' official ordering documentation for the "000452" frequency designator code and are traceable to the device's internal DSPLL configuration.
Does the 552AH000452DGR support CMOS output format?
No, the 552AH000452DGR does not support CMOS output. The "H" in its part number denotes 3.3 V LVPECL output per Skyworks' ordering convention. CMOS variants use suffixes C (3.3 V), G (2.5 V), or J (1.8 V); the 552AH000452DGR is strictly LVPECL with 1.1–1.9 VPP differential swing into 50 Ω.
What is the Absolute Pull Range (APR) of the 552AH000452DGR?
The 552AH000452DGR has an Absolute Pull Range of ±185 ppm at 3.3 V supply, calculated as (0.5 × 3.3 V × 180 ppm/V) − 20 ppm (stability) − 10 ppm (15-year aging). This value is specified in Skyworks' Table 3 and enables reliable lock in wide-bandwidth PLLs used in 10 GbE clock recovery.
Can the 552AH000452DGR operate at 2.5 V or 1.8 V supply?
No, the 552AH000452DGR is configured exclusively for 3.3 V operation, as indicated by the "A" in its second option code position. Supplying 2.5 V or 1.8 V will result in failure to meet specifications-including frequency accuracy, jitter, and output swing-and may cause functional malfunction. Only variants with "E", "F", "G", "H", "J", or "K" in that position support lower voltages.
Is the 552AH000452DGR pin-compatible with other Si552 variants?
Yes, all Si552 devices-including 552AH000452DGR-use the identical 6-pin, 5 × 7 mm package with standardized pinout (VC, FS, GND, CLK+, CLK−, VDD). Mechanical and solder-pad compatibility is guaranteed across the family, though electrical behavior (output format, voltage, KV) varies by suffix and must be verified per application requirements.
552AH000452DGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si552
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- VCXO
- Frequency - Output 1:
- 669.3216MHz
- Frequency - Output 2:
- 690.5692MHz
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 130mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
552AH000452DGR FAQ
1.How can I place an order for 552AH000452DGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 552AH000452DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 552AH000452DGR reliable?
The price and inventory of 552AH000452DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 552AH000452DGR is usually 5 days.
3.What payment methods are accepted for 552AH000452DGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 552AH000452DGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 552AH000452DGR?
552AH000452DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 552AH000452DGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 552AH000452DGR?
For technical support, including 552AH000452DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 552AH000452DGR requirements.
6.How does Aetrix verify that 552AH000452DGR is sourced from the original manufacturer or authorized distributors?
All 552AH000452DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 552AH000452DGR meets industry standards.
7.What is the process for return or replacement of 552AH000452DGR?
All 552AH000452DGR units undergo pre-shipment inspection (PSI). If there is an issue with 552AH000452DGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 552AH000452DGR part is unused and in its original packaging.
Return procedure for 552AH000452DGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
552AH000452DGR Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
