My Inquiry
My Account
Skyworks Solutions Inc. 564AAEA002110BBGR
- Part No.:
- 564AAEA002110BBGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
564AAEA002110BBGR.pdf
- Description:
- XTAL OSCILLATOR
- Quantity:
- Payment:
- Shipping:
Inventory:4,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
564AAEA002110BBGR from Skyworks Solutions is an I²C-programmable ultra-low-jitter crystal oscillator (XO) delivering user-defined frequencies from 0.2 to 3000 MHz with <1 ppb resolution. It features 90 fs RMS phase jitter (12 kHz–20 MHz), ±50 ppm total stability over –40 to +85 °C, and supports LVPECL/LVDS/CML/HCSL/CMOS/Dual CMOS outputs in a 5×7 mm CLCC package. It serves as a programmable clock source for high-speed optical networking and FPGA timing.
For engineers reviewing the 564AAEA002110BBGR datasheet, 564AAEA002110BBGR pinout, 564AAEA002110BBGR application, or 564AAEA002110BBGR equivalent, this page provides verified technical context, exact pin functions, real-world application mappings, and two validated alternative oscillators - all grounded in Skyworks' official Si564 datasheet (Rev. 206621A, May 30, 2023).
Technical Context
The 564AAEA002110BBGR implements Skyworks' 4th-generation DSPLL® architecture with a fixed 152.6 MHz crystal reference and digitally controlled fractional-N VCO (FBDIV up to 2045.99999999976), high-speed integer divider (HSDIV: 4–2046), and power-of-2 low-speed divider (LSDIV: 1–32). Its digital loop filter and on-chip power supply noise rejection (–80 dBc typical PSNR) enable stable low-jitter operation under switched-mode supply noise.
It supports factory-configured startup frequency, I²C address, output format, and OE/FS pin polarity - all programmed at shipment. The device accepts I²C commands at 100 kbps, 400 kbps, or 1 Mbps (Fast Mode Plus), enabling dynamic frequency reprogramming with ≤100 µs settling for small changes (<±950 ppm) and ≤40 ms for large transitions (including VCO calibration).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | 0.2–3000 MHz (LVPECL/LVDS/CML); enables single-part coverage of 10G–400G Ethernet and OTN clocking |
| Phase Jitter (RMS) | 90 fs typ. (12 kHz–20 MHz, ≥200 MHz output); meets OC-192/OTU-4 and PAM4 SerDes jitter budgets |
| Total Frequency Stability | ±50 ppm (–40 to +85 °C, including aging, load, and supply variation); guarantees long-term system timing margin |
| Supply Voltage | 1.8 V / 2.5 V / 3.3 V (same part number); eliminates BOM variants for multi-rail systems |
| I²C Interface Speed | Up to 1 Mbps (Fast Mode Plus); supports high-throughput configuration in automated test and field updates |
| Package Dimensions | 5 mm × 7 mm CLCC (8-pin); industry-standard footprint compatible with existing XO PCB layouts |
| Power Supply Noise Rejection | –80 dBc typ.; allows direct use with noisy DC/DC converters without external LDO filtering |
Pinout & Package
564AAEA002110BBGR uses a hermetically sealed 5×7 mm 8-pin CLCC package with gold-plated Ni/Au contact pads, MSL Level 3, and JEDEC J-STD-020-compliant reflow profile (260 °C peak, 20–40 sec).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for all internal circuitry and output drivers; requires low-inductance connection to PCB ground plane |
| 2 | OE/FS/NC | Configurable terminal: Output Enable (active-high/low), Frequency Select, or No Connect - polarity and function set at factory |
| 3 | VDD | Single-supply input (1.8/2.5/3.3 V); includes on-chip regulation and noise filtering for jitter resilience |
| 4 | CLK+ | Differential clock output positive leg; supports LVPECL/LVDS/CML/HCSL; unused in CMOS mode |
| 5 | CLK− | Differential clock output negative leg; complements CLK+; not used in single-ended CMOS output |
| 6 | OE/FS/NC | Second configurable terminal (mirroring Pin 2 functionality); enables dual-frequency select or OE control per ordering option |
| 7 | SDA | I²C bidirectional data line; 50 kΩ pull-down to GND; requires external pull-up for bus operation |
| 8 | SCL | I²C clock input; 50 kΩ pull-up to VDD; synchronizes register writes and frequency updates |
Key Features
| Feature | Design Value |
|---|---|
| I²C programmability | Any frequency from 0.2–3000 MHz with <1 ppb resolution - eliminates crystal inventory and custom XO lead times |
| Ultra-low jitter | 90 fs RMS (12 kHz–20 MHz) - enables compliance with IEEE 802.3bs 400GBASE-ZR and OIF CEI-112G-LR jitter masks |
| Multi-voltage operation | 1.8 V / 2.5 V / 3.3 V support from same part number - reduces SKU count across mixed-voltage board designs |
| Dual CMOS output option | In-phase or complementary dual outputs - replaces two discrete XOs in clock fanout applications |
| On-chip PSNR | –80 dBc typical - removes need for dedicated LDO or ferrite bead filtering in power-constrained systems |
| Factory-configurable startup | Up to 4 pin-selectable frequencies - enables hardware-based boot-time clock selection without firmware intervention |
Applications
| 100G/400G Coherent Optics | FPGA/ASIC Clocking |
|---|---|
Use Scenario: Generating precise reference clocks for DP-QPSK and 64-QAM coherent transceivers in metro/core DWDM systems. IC Role / Device Role / Timing Role: Primary low-jitter clock source for ADC/DAC sampling, DSP clocking, and SERDES CDR loops. Use Value: 90 fs jitter ensures <0.5 UI total jitter at 64 GBd, meeting OIF Implementation Agreement IA-001.2 requirements. |
Use Scenario: Providing configurable, high-frequency clocks to Xilinx Versal ACAP and Intel Agilex FPGAs during configuration and runtime. IC Role / Device Role / Timing Role: Programmable system clock generator supporting multiple voltage domains and dynamic reconfiguration. Use Value: I²C reprogrammability enables on-the-fly clock rate switching for partial reconfiguration and power-aware DVFS modes. |
| 10G/40G/100G Optical Ethernet | Test & Measurement Equipment |
Use Scenario: Timing synchronization in 100GBASE-LR4 and 400GBASE-DR4 switch line cards with multi-lane PAM4 interfaces. IC Role / Device Role / Timing Role: Low-phase-noise reference for gearbox PLLs and lane deskew circuits. Use Value: –150 dBc/Hz phase noise at 1 MHz offset (156.25 MHz LVDS) minimizes BER degradation in 100G KR4 FEC lanes. |
Use Scenario: Serving as the master clock in high-resolution oscilloscopes and bit error rate testers requiring sub-100 fs jitter. IC Role / Device Role / Timing Role: Ultra-stable timebase generator with programmable output formats for instrument channel synchronization. Use Value: ±50 ppm total stability over temperature and 20-year aging ensures traceable calibration without periodic recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si570AC-DCC10001 | Lower max frequency (1000 MHz), higher jitter (100 fs typ.), no HCSL/Fast-HCSL support | Limited to 10G/25G Ethernet and mid-range FPGA clocking; lacks 400G coherent optics suitability | Select when cost sensitivity outweighs 3000 MHz range and 90 fs jitter requirement |
| LMK5B12204RGZT | Integrated dual-loop PLL, higher power (150 mA vs. 110 mA), larger 7×7 mm package, no factory-configurable OE/FS pins | Better for complex clock tree synthesis with jitter cleaning; less suitable for simple drop-in XO replacement | Select when system requires jitter attenuation, multiple synchronized outputs, or holdover capability |
Compared with Si570AC-DCC10001 and LMK5B12204RGZT, the 564AAEA002110BBGR delivers the widest frequency range (0.2–3000 MHz), lowest jitter (90 fs), and smallest 5×7 mm footprint - making it optimal for space-constrained, high-speed optical and FPGA timing where programmability and jitter performance are primary constraints.
Availability
564AAEA002110BBGR is available at Aetrix Electronics and suitable for 100G/400G optical networking, FPGA/ASIC clocking, and test & measurement equipment requiring stable component supply, rapid prototyping, and long-term production continuity.
Supply support for 564AAEA002110BBGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.
The Si564 Ultra Series™ is designed for high-performance timing applications demanding ultra-low jitter, field-programmability, and multi-voltage flexibility - specifically targeting next-generation optical transport, AI accelerators, and high-speed serial interface clocking.
FAQ
What output frequency range does the 564AAEA002110BBGR support?
The 564AAEA002110BBGR supports a continuous output frequency range from 0.2 MHz to 3000 MHz. This range applies to LVPECL, LVDS, and CML output formats; HCSL is limited to 400 MHz, and CMOS/Dual CMOS to 250 MHz. All frequencies are programmable via I²C with <1 ppb resolution, and the device maintains 90 fs RMS jitter across its full operating band.
Does the 564AAEA002110BBGR require external configuration hardware?
No, the 564AAEA002110BBGR does not require external configuration hardware. It ships factory-programmed with startup frequency, I²C address, output format, and OE/FS pin polarity. Runtime reconfiguration is performed via standard I²C commands (100 kbps to 1 Mbps) using any microcontroller or host processor with I²C capability - no proprietary tools or programmers needed.
What is the total frequency stability specification for the 564AAEA002110BBGR?
The 564AAEA002110BBGR has a total frequency stability of ±50 ppm over –40 to +85 °C. This value includes temperature stability (±20 ppm Grade A), initial accuracy, load pulling, supply voltage variation, and 20-year aging at 70 °C - all guaranteed per Skyworks datasheet Rev. 206621A.
Can the 564AAEA002110BBGR operate from a 1.8 V supply?
Yes, the 564AAEA002110BBGR operates from 1.8 V, 2.5 V, or 3.3 V supplies - all supported by the same part number. At 1.8 V, typical supply current is 85 mA for CMOS output enabled, and the device maintains full electrical specifications including 90 fs jitter and ±50 ppm stability, as verified in Table 2.1 of the official datasheet.
What package type and dimensions does the 564AAEA002110BBGR use?
The 564AAEA002110BBGR uses a 5 mm × 7 mm 8-pin ceramic leadless chip carrier (CLCC) package with gold-plated Ni/Au contact pads. It complies with JEDEC J-STD-020 reflow standards (260 °C peak, 20–40 sec) and has Moisture Sensitivity Level (MSL) 3, requiring bake-out only if exposed to ambient >30 °C/60% RH for >168 hours.
564AAEA002110BBGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Ultra™ Si564
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 156.25MHz, 312.5MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 2.5V, 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 160mA
- Ratings:
- -
- Size / Dimension:
- 0.197" L x 0.126" W (5.00mm x 3.20mm)
- Height:
- 0.052" (1.33mm)
- Supplier Device Package:
- -
564AAEA002110BBGR FAQ
1.How can I place an order for 564AAEA002110BBGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 564AAEA002110BBGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 564AAEA002110BBGR reliable?
The price and inventory of 564AAEA002110BBGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 564AAEA002110BBGR is usually 5 days.
3.What payment methods are accepted for 564AAEA002110BBGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 564AAEA002110BBGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 564AAEA002110BBGR?
564AAEA002110BBGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 564AAEA002110BBGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 564AAEA002110BBGR?
For technical support, including 564AAEA002110BBGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 564AAEA002110BBGR requirements.
6.How does Aetrix verify that 564AAEA002110BBGR is sourced from the original manufacturer or authorized distributors?
All 564AAEA002110BBGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 564AAEA002110BBGR meets industry standards.
7.What is the process for return or replacement of 564AAEA002110BBGR?
All 564AAEA002110BBGR units undergo pre-shipment inspection (PSI). If there is an issue with 564AAEA002110BBGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 564AAEA002110BBGR part is unused and in its original packaging.
Return procedure for 564AAEA002110BBGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
564AAEA002110BBGR Tags
-
ASEMDHC-L-R
Abracon LLC
-
513FCA000270AAG
Skyworks Solutions Inc.
-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
2x1,6x0,9.JPG)
-
AMPDAFI-A09T
Abracon LLC
3,2x2,5x0,9.JPG)
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC
-
DSC6021CI2A-009TT
Microchip Technology
-
DSC6021CI2A-009UT
Microchip Technology
-
DSC6021CI2A-009WT
Microchip Technology
-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
