Skyworks Solutions Inc. 564BAGA002058ABGR
- Part No.:
- 564BAGA002058ABGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
564BAGA002058ABGR.pdf
- Description:
- XTAL OSCILLATOR
- Quantity:
- Payment:

- Shipping:

Inventory:5,512
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
564BAGA002058ABGR from Skyworks Solutions is an I²C-programmable ultra-low-jitter crystal oscillator (XO) delivering user-defined frequencies from 0.2 to 3000 MHz with <1 ppb resolution, 90 fs RMS phase jitter (12 kHz–20 MHz), ±50 ppm total stability over –40 to +85 °C, and LVPECL/LVDS/CML/CMOS output format support - deployed in 100G/400G optical Ethernet and FPGA clocking systems.
For engineers reviewing the 564BAGA002058ABGR datasheet, 564BAGA002058ABGR pinout, 564BAGA002058ABGR application, or 564BAGA002058ABGR equivalent, this page delivers verified electrical specs, factory-configured startup behavior, package-validated I²C interface timing, and real-world PSNR (–80 dBc typ) and thermal resistance (55 °C/W ΘJA) data for noise-sensitive high-speed timing designs.
Technical Context
The 564BAGA002058ABGR implements Skyworks' 4th-generation DSPLL® architecture with a fixed 152.6 MHz crystal reference, fractional feedback divider (FBDIV, 11.32-bit), high-speed integer divider (HSDIV, 4–2046), and power-of-2 low-speed divider (LSDIV, 1–32), enabling glitchless frequency reprogramming across its full range. Its digital loop filter and on-chip power supply regulation deliver –80 dBc typical PSNR and 90 fs RMS jitter independent of output frequency integer/fractional status.
Factory-programmed at shipment, the device supports up to four pin-selectable startup frequencies, configurable I²C address (100/400 kbps/1 Mbps Fast Mode Plus), OE/FS pin polarity/location options, and dual-voltage operation (1.8 V/2.5 V/3.3 V) from a single part number - eliminating crystal-bin dependencies and custom oscillator lead times.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | 0.2–3000 MHz (LVPECL/LVDS/CML); supports any user-defined value with <1 ppb resolution via I²C |
| Phase Jitter (RMS) | 90 fs typ (12 kHz–20 MHz, FCLK ≥ 200 MHz); guarantees signal integrity in 100G/400G coherent optics |
| Total Frequency Stability | ±50 ppm (includes temp, initial accuracy, load pulling, VDD variation, and 20-yr aging at 70 °C) |
| I²C Interface Speed | 100 kbps / 400 kbps / 1 Mbps (Fast Mode Plus); enables rapid field reconfiguration without bus contention |
| Supply Voltage Range | 1.8 V / 2.5 V / 3.3 V ±5%; same part number operates across all three rails - simplifies BOM consolidation |
| Package Dimensions | 5 mm × 7 mm CLCC (8-pin); industry-standard footprint compatible with automated SMT assembly |
| Power Supply Noise Rejection | –80 dBc typ (100–1000 kHz ripple); eliminates need for dedicated low-noise LDOs in SMPS-based systems |
Pinout & Package
564BAGA002058ABGR is housed in a hermetically sealed 5 mm × 7 mm 8-pin CLCC package with gold-plated contact pads (Au/Ni) and MSL Level 1 rating. Pin 1 is marked by a laser-etched dot; top-side view orientation follows standard CLCC convention.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for all internal circuitry and output drivers; requires low-inductance PCB connection |
| 2 | NC/OE/FS | Factory-configured as no-connect (NC); not used for output enable or frequency select in this variant |
| 3 | VDD | Primary power supply input (1.8/2.5/3.3 V); bypass capacitor (0.1 µF + 4.7 µF) required per datasheet layout guidelines |
| 4 | CLK+ | Differential clock output positive terminal; supports LVPECL/LVDS/CML/CMOS formats per factory configuration |
| 5 | CLK– | Differential clock output negative terminal; unused in CMOS mode; must be terminated per format-specific rules |
| 6 | OE/FS/NC | Factory-configured as no-connect (NC); not active for output enable or frequency select in this ordering option |
| 7 | SDA | I²C serial data line; open-drain, 50 kΩ pull-down to GND; requires external pull-up resistor (1–10 kΩ) |
| 8 | SCL | I²C serial clock line; open-drain, 50 kΩ pull-down to GND; synchronous with SDA for register writes/reads |
Key Features
| Feature | Design Value |
|---|---|
| I²C programmability | Enables field-adjustable frequency updates (±950 ppm glitchless, 100 µs settling) without hardware change |
| DSPLL® architecture | Delivers 90 fs RMS jitter at 200+ MHz outputs - meets OC-192/OTU4 and PCIe Gen5 timing budgets |
| Multi-voltage supply support | Single SKU operates at 1.8 V, 2.5 V, or 3.3 V - reduces inventory complexity and enables mixed-rail system integration |
| On-chip power supply filtering | –80 dBc PSNR eliminates need for additional ferrite beads or LC filters in noisy switch-mode power domains |
| Factory-configured startup | Pre-programmed with default frequency, I²C address, and output format - powers up ready-to-use in <10 ms |
Applications
| 100G/400G Optical Ethernet | FPGA/ASIC Clocking |
|---|---|
Use Scenario: Line-card timing in metro/core routers supporting OTN, PAM4, and coherent modulation schemes. IC Role / Device Role / Timing Role: Primary system clock source for SerDes PHYs and FEC engines requiring sub-100 fs jitter. Use Value: 90 fs RMS jitter ensures BER <1e–15 at 53.125 Gbaud; ±50 ppm stability maintains frame alignment across temperature cycling. |
Use Scenario: High-performance compute acceleration using Xilinx Versal or Intel Agilex FPGAs with multi-gigabit transceivers. IC Role / Device Role / Timing Role: Programmable reference clock for GTY/GTH transceivers and hardened processor subsystems. Use Value: I²C reprogrammability allows dynamic clock rate switching between AI inference and data movement phases without FPGA reconfiguration. |
| 3G/12G/24G-SDI Broadcast Video | Servers & Storage Controllers |
Use Scenario: SMPTE ST 2081/ST 2082 compliant video transport in production switchers and IP media gateways. IC Role / Device Role / Timing Role: Low-phase-noise clock for video ADCs/DACs and packetized video timing recovery circuits. Use Value: –136 dBc/Hz @ 10 kHz offset (156.25 MHz LVDS) suppresses video artifacts; 5x7 mm CLCC fits tight board space near BNC connectors. |
Use Scenario: Precision timing for NVMe SSD controllers, PCIe Gen4/Gen5 root complexes, and memory buffer ICs in hyperscale servers. IC Role / Device Role / Timing Role: Jitter-clean reference for PCIe REFCLK and DDR5 memory clock trees. Use Value: 90 fs jitter prevents Tco violations in 32 GT/s links; 3.3 V operation matches server rail availability without level-shifting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si564BAGA002057ABGR | Same package and electrical specs, but configured for LVDS output instead of LVPECL | Preferred where differential receiver inputs require LVDS common-mode voltage (1.2 V) rather than LVPECL (VDD–1.3 V) | Select when system-level termination and receiver compatibility mandate LVDS signaling over LVPECL |
| Si564BAGA002059ABGR | Identical form-factor and programming interface, but factory-set for 2.5 V supply only (not 1.8/3.3 V) | Used in legacy 2.5 V-only platforms where mixed-voltage flexibility is unnecessary | Choose only if design is locked to 2.5 V rail and does not require future voltage scalability |
Compared with 564BAGA002058ABGR, the Si564BAGA002057ABGR offers identical jitter and stability but different output voltage swing and common-mode level, while Si564BAGA002059ABGR sacrifices multi-voltage support for simplified qualification - making the original part optimal for new designs needing LVPECL drive and 1.8/2.5/3.3 V interoperability.
Availability
564BAGA002058ABGR is available at Aetrix Electronics and suitable for 100G optical transceivers, FPGA-based AI accelerators, broadcast video infrastructure, and enterprise storage controllers requiring stable component supply with guaranteed long-term continuity.
Supply support for 564BAGA002058ABGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies for communications, automotive, and industrial markets.
The Si564 Ultra Series™ is designed for high-speed digital systems demanding ultra-low jitter, field-programmable frequency agility, and robust power supply noise immunity - targeting next-generation optical networking, AI compute, and broadcast infrastructure.
FAQ
What output frequency range does the 564BAGA002058ABGR support?
The 564BAGA002058ABGR supports user-programmable output frequencies from 0.2 MHz to 3000 MHz with <1 ppb resolution via I²C commands. Its DSPLL® architecture maintains 90 fs RMS phase jitter across this entire range for LVPECL/LVDS/CML outputs, and it is factory-configured to operate within the full 0.2–3000 MHz band specified for speed grade "A" devices.
Does the 564BAGA002058ABGR require external configuration after power-up?
No - the 564BAGA002058ABGR is factory-programmed with its default startup frequency, I²C address, output format (LVPECL), and pin configurations before shipment. It powers up and begins delivering a stable clock within 10 ms (tOSC), requiring no external initialization or firmware load. I²C reprogramming remains available for runtime adjustments.
What is the thermal performance of the 564BAGA002058ABGR in its 5×7 mm package?
In its 5 mm × 7 mm CLCC package, the 564BAGA002058ABGR has a thermal resistance of ΘJA = 53 °C/W (still air, 85 °C ambient) and ΨJB = 26 °C/W. These values are measured on a 4.5″ × 7″, 4-layer PCB with 1.6 mm thickness, enabling reliable operation up to 95 °C maximum ambient temperature with appropriate board-level copper pour and thermal vias.
Can the 564BAGA002058ABGR operate from a 1.8 V supply?
Yes - the 564BAGA002058ABGR is rated for 1.8 V, 2.5 V, and 3.3 V supply operation (±5%) from the same part number. Its internal regulators and output drivers are designed to maintain full electrical specifications - including 90 fs jitter and ±50 ppm stability - across all three voltage rails without derating or configuration changes.
How does the 564BAGA002058ABGR handle power supply noise?
The 564BAGA002058ABGR integrates on-chip power supply filtering that achieves –80 dBc typical PSNR (100 kHz–1 MHz ripple), verified with 50 mVpp sine-wave injection. This eliminates the need for external LC filters or ferrite beads in systems powered by switch-mode supplies, directly supporting clean clock generation in dense, thermally constrained PCB layouts.
564BAGA002058ABGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Ultra™ Si564
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 245.76MHz, 1.96608GHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVDS
- Voltage - Supply:
- 1.8V, 2.5V, 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 157mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.052" (1.33mm)
- Supplier Device Package:
- -
564BAGA002058ABGR FAQ
1.How can I place an order for 564BAGA002058ABGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 564BAGA002058ABGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 564BAGA002058ABGR reliable?
The price and inventory of 564BAGA002058ABGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 564BAGA002058ABGR is usually 5 days.
3.What payment methods are accepted for 564BAGA002058ABGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 564BAGA002058ABGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 564BAGA002058ABGR?
564BAGA002058ABGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 564BAGA002058ABGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 564BAGA002058ABGR?
For technical support, including 564BAGA002058ABGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 564BAGA002058ABGR requirements.
6.How does Aetrix verify that 564BAGA002058ABGR is sourced from the original manufacturer or authorized distributors?
All 564BAGA002058ABGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 564BAGA002058ABGR meets industry standards.
7.What is the process for return or replacement of 564BAGA002058ABGR?
All 564BAGA002058ABGR units undergo pre-shipment inspection (PSI). If there is an issue with 564BAGA002058ABGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 564BAGA002058ABGR part is unused and in its original packaging.
Return procedure for 564BAGA002058ABGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
564BAGA002058ABGR Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
