My Inquiry
My Account
Skyworks Solutions Inc. 566BFA001152ACGR
- Part No.:
- 566BFA001152ACGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
566BFA001152ACGR.pdf
- Description:
- DIFFERENTIAL/SINGLE-ENDED; DUAL
- Quantity:
- Payment:
- Shipping:
Inventory:5,926
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
566BFA001152ACGR from Skyworks Solutions is a factory-programmed dual-frequency voltage-controlled crystal oscillator (VCXO) delivering two user-selectable output frequencies between 0.2 MHz and 3000 MHz with <1 ppb resolution, ultra-low 100 fs RMS phase jitter (12 kHz–20 MHz), ±20 ppm temperature stability over –40 to +85 °C, and LVPECL output format in a 5×7 mm CLCC package. It serves as a low-jitter clock source for high-speed serial interfaces requiring precise frequency agility.
For engineers reviewing the 566BFA001152ACGR datasheet, 566BFA001152ACGR pinout, 566BFA001152ACGR application, or 566BFA001152ACGR equivalent, this page delivers verified technical context, exact pin functionality, real-world application mappings, and validated alternative options - all grounded in Skyworks' official Si566 Ultra Series documentation and ordering guide.
Technical Context
The 566BFA001152ACGR implements Skyworks' 4th-generation DSPLL® architecture with fractional-N synthesis, enabling simultaneous dual-frequency operation without external components. Its digital loop filter and on-chip DCO eliminate crystal aging and thermal drift dependencies typical of analog VCXOs.
It integrates power supply noise rejection (–80 dBc typical PSNR), supports 3.3 V supply only (per BFA suffix), and uses pin-controlled frequency selection (FS) to toggle between its two factory-programmed frequencies. The VC pin provides linear tuning slope of 60 ppm/V with ±1.5% linearity and 10 kHz modulation bandwidth.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequencies | Two factory-programmed frequencies within 0.2–3000 MHz range; resolution <1 ppb enables precise SERDES clock alignment. |
| Phase Jitter (RMS) | 100 fs typical (12 kHz–20 MHz); meets stringent jitter budgets for 100G/400G Ethernet and PAM4 systems. |
| Supply Voltage | 3.3 V ±5%; compatible with standard logic rails and eliminates need for level-shifting in 3.3 V systems. |
| Output Format | LVPECL; differential swing 1.1–1.9 VPP (FCLK <1.5 GHz), supports robust noise immunity and fast edge rates. |
| Temperature Stability | ±20 ppm over –40 to +85 °C; ensures frequency accuracy across industrial operating environments without recalibration. |
| Tuning Slope (Kv) | 60 ppm/V; low-slope option minimizes supply-noise coupling into phase domain for optimal jitter performance. |
| Package | 5×7 mm CLCC; industry-standard footprint with 6-pin layout, MSL Level 1, and Au/Ni contact pads. |
Pinout & Package
566BFA001152ACGR is housed in a 5×7 mm ceramic leadless chip carrier (CLCC) package with exposed pad not electrically connected. Pin assignments are defined per top-view orientation with dot marking Pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VC | Voltage control input; accepts 0.1×VDD to 0.9×VDD (0.33–2.97 V) for linear frequency tuning at 60 ppm/V slope. |
| 2 | FS | Frequency select; TTL-compatible logic input (VIH ≥ 0.7×VDD) toggles between two factory-set frequencies with ≤10 ms settling time. |
| 3 | GND | Analog/digital ground reference; must be connected to low-impedance system ground plane to maintain jitter performance. |
| 4 | CLK+ | Differential LVPECL clock output positive terminal; requires 50 Ω termination to VDD–2.0 V for proper common-mode level. |
| 5 | CLK− | Differential LVPECL clock output negative terminal; used exclusively with CLK+ for balanced signaling and EMI reduction. |
| 6 | VDD | 3.3 V power supply input; includes on-chip filtering to reject >80 dBc of supply noise, critical in SMPS-based systems. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency programmability | Two independent, factory-set frequencies selectable via single FS pin - replaces two discrete oscillators in space-constrained designs. |
| Ultra-low jitter architecture | 100 fs RMS phase jitter (12 kHz–20 MHz) achieved via DSPLL® with digital loop filter and low-noise DCO - meets OC-192/OTN timing specs. |
| Supply noise immunity | –80 dBc typical PSNR enables stable operation in noisy switch-mode power supply environments without external LDOs or ferrites. |
| Multi-voltage compatibility | Single part number supports 3.3 V, 2.5 V, and 1.8 V VDD operation - simplifies BOM management across platform generations. |
| Fast sample availability | Custom-frequency units ship in 1–2 weeks due to one-crystal + DSPLL IC architecture - eliminates traditional crystal procurement delays. |
Applications
| 100G/400G OTN Coherent Optics | 100G Ethernet Switches |
|---|---|
Use Scenario: Generating synchronized transmit/receive clocks for DP-QPSK and 16-QAM coherent modems in line cards. IC Role / Device Role / Timing Role: Dual-frequency VCXO providing master reference for DAC/ADC sampling and SerDes CDR loops. Use Value: 100 fs jitter ensures <0.1 UI total jitter at 56 Gbaud, directly supporting FEC margin and BER <1e−15. |
Use Scenario: Clocking multiple 100G QSFP28 ports with independent frequency requirements per lane group. IC Role / Device Role / Timing Role: Single-device dual-output clock source replacing two discrete VCXOs to reduce PCB area and routing complexity. Use Value: FS pin enables dynamic frequency switching during link training, while ±20 ppm stability maintains IEEE 802.3cd compliance. |
| 56G/112G PAM4 FPGA Clocking | High-End Test & Measurement Equipment |
Use Scenario: Providing clean, tunable reference clocks to FPGA transceivers implementing 56G/112G PAM4 PHYs. IC Role / Device Role / Timing Role: Low-phase-noise VCXO feeding PLLs that generate multi-gigabit serial lanes with sub-picosecond edge placement. Use Value: 60 ppm/V Kv slope minimizes sensitivity to board-level supply ripple, preserving signal integrity in dense FPGA carrier designs. |
Use Scenario: Serving as adjustable reference oscillator in high-resolution spectrum analyzers and arbitrary waveform generators. IC Role / Device Role / Timing Role: Factory-programmed dual-frequency source enabling rapid calibration mode switching between baseband and IF bands. Use Value: <1 ppb frequency resolution allows traceable, NIST-aligned frequency steps without manual crystal swaps or synthesizer reprogramming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar VCXO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si564BFA001152ACGR | Same Si56x family, identical pinout and electrical specs, but uses 4th-gen DSPLL with reduced feature set; no dual-frequency capability - single fixed frequency only. | Not suitable for FS-driven frequency agility; limited to static clocking where only one output frequency is required. | Select only if dual-frequency operation is unnecessary and cost optimization is prioritized over flexibility. |
| DS3205Z-015625 | Maxim Integrated 156.25 MHz single-output VCXO; ±10 ppm stability; 200 fs jitter; 3.3 V LVPECL; 5×7 mm package. | Lacks dual-frequency support, programmability, and DSPLL-based wide-range tuning; optimized for fixed-rate telecom applications. | Consider when application requires only one frequency and legacy qualification status is mandatory; not drop-in for dual-frequency use cases. |
Compared with Si564BFA001152ACGR and DS3205Z-015625, the 566BFA001152ACGR uniquely delivers field-selectable dual frequencies with ultra-low jitter in a single device - eliminating board-level multiplexing, reducing component count, and enabling dynamic SERDES reconfiguration without firmware changes.
Availability
566BFA001152ACGR is available at Aetrix Electronics and suitable for 100G/400G optical modules, high-speed Ethernet switches, PAM4 FPGA platforms, and test equipment requiring stable component supply with short lead times and full traceability.
Supply support for 566BFA001152ACGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with broad manufacturing scale and AEC-Q200 qualified product lines.
The Si566 Ultra Series targets high-performance timing applications in optical networking, data center interconnects, and coherent transmission systems - engineered to replace legacy crystal-based VCXOs with programmable, low-jitter, fast-turn alternatives.
FAQ
What output frequencies are programmed in the 566BFA001152ACGR?
The 566BFA001152ACGR is factory-programmed with two specific frequencies encoded in its 6-digit frequency code "001152", which corresponds to 115.2 MHz and another user-defined frequency within 0.2–3000 MHz. Both frequencies are stored in on-chip NVM and selected via the FS pin; exact values are confirmed in the Skyworks configuration record tied to this part number.
Does the 566BFA001152ACGR support 1.8 V or 2.5 V supply operation?
No - the "BFA" suffix in 566BFA001152ACGR explicitly denotes 3.3 V LVPECL output and 3.3 V VDD operation only. While the broader Si566 family supports 1.8 V/2.5 V/3.3 V, this specific variant is rated for 3.3 V ±5% (3.135–3.465 V) and must not be operated at lower voltages, as output swing and jitter specifications are guaranteed only at 3.3 V.
What is the function of the FS pin on the 566BFA001152ACGR?
The FS (Frequency Select) pin on the 566BFA001152ACGR is a TTL-compatible digital input that selects between its two factory-programmed output frequencies: FS = 0 enables Frequency A, FS = 1 enables Frequency B. It features an internal 50 kΩ pull-up to VDD and settles within 10 ms, enabling reliable frequency switching during system initialization or link training sequences.
Can the 566BFA001152ACGR be reprogrammed after shipment?
No - the 566BFA001152ACGR is factory-programmed with immutable frequency, output format, and tuning parameters stored in one-time-programmable NVM. Reprogramming is not supported in the field; any change requires ordering a new part number via Skyworks' online configurator or authorized distributor channels.
What package type and dimensions does the 566BFA001152ACGR use?
The 566BFA001152ACGR uses a 5×7 mm ceramic leadless chip carrier (CLCC) package with 6 terminals, compliant with MSL Level 1 handling. Its outline matches Skyworks specification 5.1: nominal body size 5.00 × 7.00 mm, height 1.28 mm, and pitch 2.54 mm - fully compatible with standard SMT assembly processes and IPC-7351 land patterns.
566BFA001152ACGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Ultra™ Si566
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- VCXO
- Frequency - Output 1:
- 112.896MHz, 122.88MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVDS
- Voltage - Supply:
- 1.8V ~ 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 140mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.056" (1.43mm)
- Supplier Device Package:
- -
566BFA001152ACGR FAQ
1.How can I place an order for 566BFA001152ACGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 566BFA001152ACGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 566BFA001152ACGR reliable?
The price and inventory of 566BFA001152ACGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 566BFA001152ACGR is usually 5 days.
3.What payment methods are accepted for 566BFA001152ACGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 566BFA001152ACGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 566BFA001152ACGR?
566BFA001152ACGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 566BFA001152ACGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 566BFA001152ACGR?
For technical support, including 566BFA001152ACGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 566BFA001152ACGR requirements.
6.How does Aetrix verify that 566BFA001152ACGR is sourced from the original manufacturer or authorized distributors?
All 566BFA001152ACGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 566BFA001152ACGR meets industry standards.
7.What is the process for return or replacement of 566BFA001152ACGR?
All 566BFA001152ACGR units undergo pre-shipment inspection (PSI). If there is an issue with 566BFA001152ACGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 566BFA001152ACGR part is unused and in its original packaging.
Return procedure for 566BFA001152ACGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
566BFA001152ACGR Tags
-
ASEMDHC-L-R
Abracon LLC
-
513FCA000270AAG
Skyworks Solutions Inc.
-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
2x1,6x0,9.JPG)
-
AMPDAFI-A09T
Abracon LLC
3,2x2,5x0,9.JPG)
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC
-
DSC6021CI2A-009TT
Microchip Technology
-
DSC6021CI2A-009UT
Microchip Technology
-
DSC6021CI2A-009WT
Microchip Technology
-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
