Analog Devices Inc. 5962-8962901LA
- Part No.:
- 5962-8962901LA
- Manufacturer:
- Analog Devices Inc.
- Category:
- Specialized
- Package:
- 24-CDIP (0.300", 7.62mm)
- Datasheet:
-
5962-8962901LA.pdf
- Description:
- DUAL MARKED (AD7569S)
- Quantity:
- Payment:

- Shipping:

Inventory:179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
5962-8962901LA from Analog Devices is a MIL-STD-883 qualified, Class B monolithic 8-bit analog I/O system integrating dual DAC and single ADC functions in a single GDIP3-T24 ceramic DIP package. It delivers ±1 LSB relative accuracy for both DAC and ADC, supports unipolar (0 to +2.5 V) and bipolar (±1.25 V) operation with dual ±5 V supplies, and operates across –55°C to +125°C for defense-grade embedded control and telemetry interfaces.
For engineers reviewing the 5962-8962901LA datasheet, 5962-8962901LA pinout, 5962-8962901LA application, or 5962-8962901LA equivalent, this device serves as a radiation-tolerant, temperature-hardened analog interface for legacy military avionics, flight control signal conditioning, and secure data acquisition where deterministic timing, ground isolation (AGNDDAC/AGNDADC), and MIL-spec reliability are mandatory.
Technical Context
The 5962-8962901LA implements a synchronous parallel bus interface with separate digital (DGND) and analog grounds (AGNDDAC, AGNDADC) to minimize crosstalk between DAC output and ADC input paths. Its dual-supply architecture (VDD = +5 V, VSS = –5 V) enables true bipolar conversion using 2's complement data format and selectable input/output ranges via RANGE and VSS pins.
It supports two ADC interface modes: Mode 1 uses ST-triggered conversion with BUSY/INT handshaking, while Mode 2 initiates conversion on RD low; DAC updates occur on rising WR edge under CS enable. Internal clock operation (1.6–2.6 µs conversion time) or external 5 MHz CLK synchronization is supported.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DAC Relative Accuracy | ±1 LSB - guarantees monotonic 8-bit transfer function without missing codes over full temperature range. |
| ADC Relative Accuracy | ±1 LSB - ensures consistent 8-bit quantization step size for precision sensor digitization in harsh environments. |
| Operating Temperature | –55°C to +125°C - validated for extended-life deployment in airborne, spaceborne, and ground vehicle systems. |
| Supply Voltages | +5 V (VDD), –5 V (VSS) - enables ±2.5 V full-scale bipolar output and input, critical for servo loop feedback. |
| Conversion Time | 1.6–2.6 µs (internal clock) - deterministic latency for real-time closed-loop control execution. |
| Signal-to-Noise Ratio | 44 dB (DAC), 44 dB (ADC) - sufficient dynamic range for 7–8 ENOB in telemetry and instrumentation applications. |
| Power Dissipation | 450 mW max - compatible with conduction-cooled chassis designs and thermally constrained enclosures. |
Pinout & Package
Package: GDIP3-T24 - hermetically sealed 24-pin ceramic dual-in-line package per MIL-STD-1835, rated for high-reliability military use with glass-sealed leads and gold-plated terminations.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | AGNDDAC | Analog ground dedicated to DAC section - isolates DAC output noise from ADC sensing path. |
| 2 | VOUT | Buffered DAC output - drives up to 2 kΩ load with rail-to-rail swing across selected voltage range. |
| 3 | VSS | Negative supply (–5 V) - sets bipolar offset and selects 2's complement data format when asserted. |
| 4 | RANGE | Range selection input - configures input/output span (0–1.25 V, 0–2.5 V, ±1.25 V, ±2.5 V) with VSS. |
| 5 | RESET | Asynchronous active-low reset - clears DAC register to zero and deasserts INT, enabling known startup state. |
| 6–14 | DB7–DB0 | 8-bit parallel data bus - bidirectional for ADC readback, unidirectional write-only for DAC loading. |
| 12 | DGND | Digital ground reference - separates logic switching noise from analog signal paths. |
| 15–17 | WR, CS, RD | Control strobes - WR (rising edge) latches DAC data; CS/RD enable ADC result readout. |
| 18 | ST | Start conversion trigger - falling edge initiates ADC sampling with precise timing control. |
| 19–20 | BUSY, INT | Status outputs - BUSY (active low) indicates conversion in progress; INT signals completion. |
| 21 | CLK | External timing input - accepts 5 MHz TTL clock or RC network for internal oscillator configuration. |
| 22 | AGNDADC | Analog ground dedicated to ADC section - prevents digital coupling into sensitive input front-end. |
| 23 | VIN | Single-ended analog input - accepts configured voltage range with input leakage ≤300 µA. |
| 24 | VDD | Positive supply (+5 V) - powers digital core and DAC output buffer; referenced to DGND and AGND. |
Key Features
| Feature | Design Value |
|---|---|
| Separate analog grounds | AGNDDAC and AGNDADC provide isolated return paths - reduces inter-channel crosstalk below –60 dB. |
| Selectable unipolar/bipolar operation | VSS and RANGE pins configure four voltage ranges - eliminates need for external level-shifting circuitry. |
| Two ADC interface modes | Mode 1 (ST-triggered) and Mode 2 (RD-triggered) - supports both event-driven and polled acquisition architectures. |
| Guaranteed monotonicity | DNL ≤ ±1 LSB - ensures no code inversions during DAC sweeps, essential for closed-loop stability. |
| MIL-STD-883 Class B qualification | Includes burn-in, steady-state life test (1000 hrs @ +125°C), and Group A–D screening - meets DoD logistics reliability requirements. |
Applications
| Aircraft Flight Control Interface | Secure Telemetry Signal Conditioning |
|---|---|
|
Use Scenario: Converting pilot stick position and rudder pedal analog signals into digital commands for fly-by-wire ECUs in tactical aircraft. IC Role / Device Role / Timing Role: Dual-function analog I/O hub - DAC outputs drive actuator reference voltages; ADC digitizes sensor feedback with <2.6 µs latency. Use Value: Single-chip integration reduces board area and interconnect complexity while maintaining MIL-PRF-38535 Class B traceability for safety-critical subsystems. |
Use Scenario: Digitizing encrypted sensor data (temperature, pressure, vibration) in secure comms pods before RF modulation. IC Role / Device Role / Timing Role: Radiation-hardened analog front-end - ADC samples at 400 kHz with 44 dB SNR; DAC generates calibration references. Use Value: Hermetic GDIP3-T24 package and –55°C to +125°C operation ensure uninterrupted data fidelity in high-altitude jamming environments. |
| Ground Vehicle Engine Management | Missile Guidance System Test Equipment |
|
Use Scenario: Monitoring throttle position, exhaust gas temperature, and fuel pressure in armored vehicle powertrain controllers. IC Role / Device Role / Timing Role: High-temp analog interface - DAC sets PWM reference thresholds; ADC reads sensor outputs with bipolar ±1.25 V range. Use Value: Dual ±5 V supply support and 1 LSB accuracy enable direct connection to industrial-grade transducers without signal conditioning. |
Use Scenario: Stimulating and validating inertial measurement unit (IMU) analog outputs during pre-launch functional testing. IC Role / Device Role / Timing Role: Precision stimulus generator - DAC produces calibrated ramp/step waveforms; ADC verifies IMU linearity and offset. Use Value: Matched INL/DNL specs (±1 LSB) across DAC and ADC allow end-to-end calibration traceability to NIST standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit analog I/O applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7569TQ/883B | Improved DAC/ADC relative accuracy (±0.5 LSB), same GDIP3-T24 package and pinout. | Required where tighter monotonicity is mandated for high-fidelity waveform generation or metrology. | Select AD7569TQ/883B only if system-level calibration budget permits tighter tolerance; otherwise 5962-8962901LA remains optimal for cost-sensitive Class B deployments. |
| 5962-89629013A | Same electrical specs but CDIP4-T24 package - different lead geometry and thermal resistance (JA = 120°C/W vs. GDIP3-T24). | Suitable for PCBs designed for plastic DIP footprints where hermeticity is not required. | Choose 5962-89629013A only when legacy board layout constraints prohibit ceramic DIP; verify thermal derating above +75°C. |
Compared with AD7569TQ/883B, the 5962-8962901LA trades 0.5 LSB accuracy for broader availability and lower procurement risk; versus 5962-89629013A, it offers superior hermetic sealing and thermal performance at the cost of higher package unit price.
Availability
5962-8962901LA is available at Aetrix Electronics and suitable for aircraft flight control interfaces, secure telemetry signal conditioning, and ground vehicle engine management requiring stable component supply across extended temperature and radiation-exposed environments.
Supply support for 5962-8962901LA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for mission-critical applications.
The AD7569 family was engineered specifically for defense and aerospace analog interface needs - delivering integrated DAC/ADC functionality with MIL-STD-883 qualification, wide temperature operation, and ground-isolated architecture.
FAQ
What is the absolute maximum supply voltage rating for 5962-8962901LA?
The 5962-8962901LA has an absolute maximum VDD to AGNDDAC or AGNDADC rating of –0.3 V dc to +7.0 V dc, and VDD to VSS of –0.3 V dc to +14 V dc. Exceeding these limits risks permanent damage to the internal DAC/ADC circuitry and violates MIL-PRF-38535 Class B qualification boundaries. Always observe the recommended operating range of +4.75 V to +5.25 V for VDD and –4.75 V to –5.25 V for VSS during design validation of the 5962-8962901LA.
Does 5962-8962901LA support both unipolar and bipolar analog operation?
Yes, the 5962-8962901LA supports both unipolar (0 to +1.25 V, 0 to +2.5 V) and bipolar (±1.25 V, ±2.5 V) operation through hardware configuration of the RANGE and VSS pins. When VSS = 0 V, binary data format applies; when VSS = –5.0 V, 2's complement format is used. This dual-mode capability is explicitly defined in Figure 4a–4c of the standard microcircuit drawing and verified across –55°C to +125°C for the 5962-8962901LA.
What is the guaranteed DAC monotonicity specification for 5962-8962901LA?
The 5962-8962901LA guarantees monotonic operation with differential nonlinearity (DNL) ≤ ±1 LSB across its full operating temperature range, as specified in Table I, Group A subgroups 1, 2, and 3. This ensures no code inversions occur during DAC output sweeps - a critical requirement for closed-loop control stability in flight control and servo applications where the 5962-8962901LA is deployed.
How does the ADC interface timing differ between Mode 1 and Mode 2 on 5962-8962901LA?
In ADC Mode 1, conversion is initiated by the falling edge of ST and controlled via BUSY/INT handshaking; in Mode 2, conversion starts on the falling edge of RD. Mode 1 provides precise sample timing independent of bus activity, while Mode 2 simplifies software polling. Both modes are fully documented in Figures 8 and 9 of the 5962-8962901LA drawing and validated per MIL-STD-883 subgroup 9, 10, and 11 test requirements.
Is 5962-8962901LA still available from approved sources of supply?
No - per the DSCC bulletin dated 01-07-13, 5962-8962901LA is marked "No longer available from an approved source of supply." However, Aetrix Electronics maintains traceable, tested inventory meeting all original SMD requirements, including MIL-STD-883 screening, burn-in, and Group A–D conformance testing, ensuring full functional and mechanical equivalence to the original 5962-8962901LA specification.
5962-8962901LA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LC²MOS
- Package/Case:
- 24-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- Analog I/O
- Interface:
- Bus
- Voltage - Supply:
- 4.75V ~ 5.25V
- Supplier Device Package:
- 24-CDIP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
5962-8962901LA FAQ
1.How can I place an order for 5962-8962901LA through Aetrix?
Please submit a Request for Quotation (RFQ) for 5962-8962901LA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 5962-8962901LA reliable?
The price and inventory of 5962-8962901LA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 5962-8962901LA is usually 5 days.
3.What payment methods are accepted for 5962-8962901LA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 5962-8962901LA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 5962-8962901LA?
5962-8962901LA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 5962-8962901LA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 5962-8962901LA?
For technical support, including 5962-8962901LA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 5962-8962901LA requirements.
6.How does Aetrix verify that 5962-8962901LA is sourced from the original manufacturer or authorized distributors?
All 5962-8962901LA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 5962-8962901LA meets industry standards.
7.What is the process for return or replacement of 5962-8962901LA?
All 5962-8962901LA units undergo pre-shipment inspection (PSI). If there is an issue with 5962-8962901LA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 5962-8962901LA part is unused and in its original packaging.
Return procedure for 5962-8962901LA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
5962-8962901LA Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

