Texas Instruments 5962-9750801QEA
- Part No.:
- 5962-9750801QEA
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
5962-9750801QEA.pdf
- Description:
- SN54LS155A DUAL 2-LINE TO 4-LINE
- Quantity:
- Payment:

- Shipping:

Inventory:2,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
5962-9750801QEA from Texas Instruments is a military-grade dual 2-line-to-4-line decoder/demultiplexer in a 16-pin CDIP package, featuring TTL-compatible inputs, active-low enable (G̅), and complementary active-high/active-low outputs (Y₀–Y₃ and Y̅₀–Y̅₃). It operates across –55°C to +125°C, supports 100% tested DC parameters per MIL-STD-883, and is used in radiation-tolerant avionics control logic.
For engineers reviewing the 5962-9750801QEA datasheet, 5962-9750801QEA pinout, 5962-9750801QEA application, or 5962-9750801QEA equivalent, this device serves as a QML-qualified logic building block for dual independent decoding paths with guaranteed timing and latch-up immunity in harsh-environment digital systems.
Technical Context
This device integrates two identical 2-to-4 line decoders on a single die, each with separate address inputs (A₀, A₁), common active-low enable (G̅), and fully decoded outputs. Each decoder drives four active-high outputs (Y₀–Y₃) and their complements (Y̅₀–Y̅₃) simultaneously.
It implements standard TTL logic thresholds (VIH = 2.0 V min, VIL = 0.8 V max), guarantees tPLH/tPHL ≤ 25 ns at VCC = 5 V, and meets MIL-PRF-38535 Class V requirements for screening, burn-in, and lot acceptance testing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | LS-TTL - ensures compatibility with legacy 74LS-series systems and predictable fan-out loading. |
| Operating Temperature | –55°C to +125°C - qualified for extended-range military and aerospace platforms without derating. |
| Propagation Delay | 25 ns max (tPD) - enables synchronous decoding in sub-40-MHz control state machines. |
| Supply Voltage | 4.5 V to 5.5 V - supports stable operation under regulated 5 V rails with ±10% tolerance. |
| Output Drive | IOH = –0.4 mA / IOL = 8 mA - sufficient to directly drive multiple TTL inputs or small-signal LEDs. |
| Enable Polarity | Active-low G̅ - allows wired-OR expansion of multiple decoders using open-collector logic. |
Pinout & Package
5962-9750801QEA uses a 16-pin Ceramic Dual In-line Package (CDIP) with hermetic sealing and J-style lead form, compliant with MIL-STD-1835.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | A₀ (Decoder 1 & 2) | Shared least-significant address input for both decoders. |
| 2, 14 | A₁ (Decoder 1 & 2) | Shared most-significant address input for both decoders. |
| 3, 13 | G̅ (Enable) | Common active-low enable controlling output validity for both decoders. |
| 4–7 | Y₀–Y₃ (Decoder 1) | Active-high decoded outputs for first 2-to-4 decoder. |
| 8–11 | Y̅₀–Y̅₃ (Decoder 1) | Complementary active-low outputs for first decoder - no external inverters needed. |
| 12, 16 | VCC, GND | Power and ground pins placed for low-noise decoupling near center of package. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent decoders | Two functionally isolated 2-to-4 decoders share only A₀, A₁, and G̅ - enables parallel address decoding without inter-channel delay coupling. |
| Complementary outputs per channel | Each decoder provides matched Y₀–Y₃ and Y̅₀–Y̅₃ outputs - eliminates need for external inverters in enable-gated logic trees. |
| MIL-PRF-38535 Class V qualification | Full QML-V screening including temperature cycling, mechanical shock, and 100% parametric test - required for flight-critical subsystems. |
| Hermetic CDIP packaging | Ceramic/glass-sealed 16-pin DIP - prevents moisture ingress and ensures long-term reliability in high-humidity or vacuum environments. |
Applications
| Avionics Data Routing | Satellite Command Decoding |
|---|---|
|
Use Scenario: Selecting one of four telemetry downlink channels based on 2-bit command field in CCSDS frames. IC Role / Device Role / Timing Role: Dual decoder routes command bits to discrete channel-enable lines while maintaining deterministic <25 ns propagation latency. Use Value: Eliminates FPGA resource usage for simple address decode and guarantees timing compliance under radiation-induced soft errors. |
Use Scenario: Enabling one of four redundant payload controllers during autonomous mode switching in LEO satellites. IC Role / Device Role / Timing Role: Provides fail-safe, non-programmable selection of controller enable signals with latch-up immunity. Use Value: Reduces reliance on reprogrammable logic in fault-tolerant architectures where configuration memory corruption is a risk. |
| Missile Guidance Interface | Nuclear Plant Control Logic |
|
Use Scenario: Translating 2-bit guidance mode codes into discrete actuator enable signals for fin control surfaces. IC Role / Device Role / Timing Role: Acts as hardened interface between microcontroller GPIO and high-current driver stages. Use Value: Delivers verified timing margins and ESD robustness (±2 kV HBM) in high-vibration, high-EMI launch environments. |
Use Scenario: Decoding reactor trip signal priority levels (1–4) to activate corresponding safety system relays. IC Role / Device Role / Timing Role: Provides deterministic, non-software-dependent path for emergency shutdown sequencing. Use Value: Meets IEEE 383 qualification for safety-related circuits due to hermetic packaging and full MIL-STD-883 testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 2-to-4 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SNJ54LS155AJ | Same die, identical electrical specs and pinout; differs only in TI internal part numbering and marking format. | No functional difference - both meet QML-38535 Class V and same screening flow. | Select 5962-9750801QEA when sourcing requires strict adherence to 5962-series procurement documentation. |
| 5962-9750801QFA | Identical logic function and specs, but packaged in 16-pin CFP (flatpack) instead of CDIP. | CFP offers lower profile and improved thermal resistance, but requires different PCB footprint and reflow profile. | Choose 5962-9750801QFA for space-constrained assemblies where CDIP height exceeds mechanical envelope. |
Compared with SNJ54LS155AJ and 5962-9750801QFA, the 5962-9750801QEA provides identical logic performance and military qualification, but its CDIP package delivers superior hermeticity and proven long-term reliability in high-humidity storage and thermal cycling scenarios typical of depot-level logistics.
Availability
5962-9750801QEA is available at Aetrix Electronics and suitable for avionics data routing, satellite command decoding, and missile guidance interface applications requiring stable component supply across extended product lifecycles.
Supply support for 5962-9750801QEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor manufacturer founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for defense, aerospace, and industrial markets.
The 5962-9750801QEA belongs to TI's QML-certified 54LS logic family, designed specifically for mission-critical systems where deterministic timing, radiation tolerance, and long-term supply assurance are mandatory.
FAQ
What is the operating voltage range for the 5962-9750801QEA?
The 5962-9750801QEA operates over a supply voltage range of 4.5 V to 5.5 V. This range ensures compatibility with standard 5 V military power buses and accommodates allowable ripple and droop under load. All electrical specifications-including propagation delay, output drive, and noise margins-are guaranteed across this full range at temperatures from –55°C to +125°C. The 5962-9750801QEA maintains LS-TTL logic thresholds throughout this window.
Does the 5962-9750801QEA support wired-OR expansion with other decoders?
Yes, the 5962-9750801QEA supports wired-OR expansion via its active-low enable (G̅) input and complementary outputs. Multiple 5962-9750801QEA devices can be cascaded by connecting G̅ to decoded outputs of a higher-order decoder, enabling 3-to-8 or 4-to-16 expansion without external gates. Its TTL-compatible inputs accept standard logic levels, and its outputs drive standard TTL loads directly.
How does the 5962-9750801QEA differ from commercial SN74LS155A variants?
The 5962-9750801QEA is a QML-38535 Class V qualified version with full MIL-STD-883 testing, hermetic CDIP packaging, and operation from –55°C to +125°C. Commercial SN74LS155A parts use plastic packages, operate only from 0°C to 70°C, and lack radiation hardness or burn-in screening. The 5962-9750801QEA die is identical, but its qualification and packaging make it suitable for flight hardware where reliability is non-negotiable.
Is the 5962-9750801QEA pin-compatible with SN54LS155A or SNJ54LS155AJ?
Yes, the 5962-9750801QEA is pin-compatible with SN54LS155A and SNJ54LS155AJ - all use the same 16-pin CDIP (J) package, identical pinout, and share identical logic functionality and timing. Differences lie solely in part numbering, marking, and documentation traceability; electrical and mechanical interchangeability is confirmed per TI's packaging addendum and SDLS057 datasheet revision history.
What is the maximum clock frequency supported by the 5962-9750801QEA?
The 5962-9750801QEA is not a clocked device and has no maximum clock frequency rating. As a combinational decoder, its usable input transition rate depends on propagation delay (≤25 ns) and system setup/hold timing. In practice, it reliably supports address/data strobe rates up to ~20 MHz in synchronous systems, limited by board-level signal integrity-not internal device bandwidth. The 5962-9750801QEA performs static decoding with no internal latching or clock dependency.
5962-9750801QEA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 54LS
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 2 x 2:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 800µA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Military
- Qualification:
- MIL-PRF-38535L
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CDIP
5962-9750801QEA FAQ
1.How can I place an order for 5962-9750801QEA through Aetrix?
Please submit a Request for Quotation (RFQ) for 5962-9750801QEA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 5962-9750801QEA reliable?
The price and inventory of 5962-9750801QEA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 5962-9750801QEA is usually 5 days.
3.What payment methods are accepted for 5962-9750801QEA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 5962-9750801QEA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 5962-9750801QEA?
5962-9750801QEA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 5962-9750801QEA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 5962-9750801QEA?
For technical support, including 5962-9750801QEA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 5962-9750801QEA requirements.
6.How does Aetrix verify that 5962-9750801QEA is sourced from the original manufacturer or authorized distributors?
All 5962-9750801QEA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 5962-9750801QEA meets industry standards.
7.What is the process for return or replacement of 5962-9750801QEA?
All 5962-9750801QEA units undergo pre-shipment inspection (PSI). If there is an issue with 5962-9750801QEA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 5962-9750801QEA part is unused and in its original packaging.
Return procedure for 5962-9750801QEA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
5962-9750801QEA Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

