Texas Instruments 5962-9758301Q2A
- Part No.:
- 5962-9758301Q2A
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
5962-9758301Q2A.pdf
- Description:
- SN54F153 DUAL 1-OF-4 DATA SELECT
- Quantity:
- Payment:

- Shipping:

Inventory:4,784
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
5962-9758301Q2A from Texas Instruments is a dual 4-line to 1-line data selector/multiplexer with independent strobe inputs, operating across −55°C to 125°C, featuring 20-pin LCCC (FK) package, propagation delays as low as 1.7 ns (tPHL, C→Y), and TTL-compatible input/output levels. It performs parallel-to-serial conversion in military-grade digital control systems requiring cascaded signal routing.
For engineers reviewing the 5962-9758301Q2A datasheet, 5962-9758301Q2A pinout, 5962-9758301Q2A application, or 5962-9758301Q2A equivalent, key selection criteria include its dual-section architecture with shared select lines A/B, separate 1G/2G enable controls, −55°C to 125°C operation, LCCC FK package thermal robustness, and verified 20 mA low-level output drive capability.
Technical Context
The 5962-9758301Q2A implements two independent 4:1 multiplexer sections sharing binary select inputs A and B, each with dedicated strobe (G) control enabling cascading without external logic. Each section routes one of four data inputs (C0–C3) to its output (1Y or 2Y) based on A/B state when its strobe is active low.
It uses standard TTL circuitry with inverters and drivers feeding AND-OR gates for full binary decoding. Input clamp current is rated at −18 mA, and outputs support 20 mA sink current at VOL ≤ 0.5 V under recommended conditions (VCC = 4.5 V to 5.5 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual 4-line to 1-line data selector/multiplexer with independent strobes |
| Operating Temperature | −55°C to 125°C - qualified for extended military environmental stress |
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with legacy 5 V TTL systems |
| tPHL (C→Y) | 1.7 ns (min) - enables high-speed signal routing in real-time control paths |
| IOL (Output Sink) | 20 mA - drives standard TTL loads without external buffering |
| VOL (Max) | 0.5 V at IOL = 20 mA - guarantees solid logic-low margin under full load |
| Package | 20-pin Ceramic LCCC (FK) - hermetically sealed, low-inductance, MIL-STD-883 compliant |
Pinout & Package
5962-9758301Q2A is housed in a 20-pin Leadless Ceramic Chip Carrier (LCCC), FK package - a hermetic, surface-mount ceramic package with J-lead geometry, optimized for high-reliability military and aerospace applications where moisture resistance and thermal cycling stability are critical.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1G (Strobe 1) | Active-low enable for first 4:1 section; disables 1Y when high |
| 2 | B (Select Bit 1) | Shared binary select line; determines C0–C3 routing with A |
| 3 | 1C3 (Data Input 1, Channel 3) | Highest-order data input for first multiplexer section |
| 4 | 1C2 | Second data input for first section; selected when AB = 10 |
| 5 | 1C1 | Third data input for first section; selected when AB = 01 |
| 6 | 1C0 | Lowest-order data input for first section; selected when AB = 00 |
| 7 | 1Y (Output 1) | Active-high output of first 4:1 section; reflects selected Cx when 1G = L |
| 8 | GND | Power ground reference for all internal logic and I/O |
| 9 | VCC | +5 V supply rail; must be decoupled locally per MIL-STD-883 |
| 10 | 2G (Strobe 2) | Active-low enable for second 4:1 section; independent of 1G |
| 11 | A (Select Bit 0) | Shared binary select line; least-significant bit of 2-bit address |
| 12 | 2C3 | Highest-order data input for second multiplexer section |
| 13 | 2C2 | Second data input for second section; selected when AB = 10 |
| 14 | 2C1 | Third data input for second section; selected when AB = 01 |
| 15 | 2C0 | Lowest-order data input for second section; selected when AB = 00 |
| 16 | 2Y (Output 2) | Active-high output of second 4:1 section; mirrors 1Y functionality |
| 17–20 | No Internal Connection (NC) | Unbonded pads; no electrical function - must remain unconnected |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 multiplexing | Enables two simultaneous data routing paths with separate enable control - eliminates need for discrete gating logic in dual-channel systems |
| Shared select lines A and B | Reduces PCB trace count and simplifies address bus routing between sections - supports synchronized channel selection |
| Strobe (G) inputs per section | Allows cascading N units without external OR logic - supports hierarchical data aggregation in telemetry concentrators |
| −55°C to 125°C operation | Validated for deployment in avionics, missile guidance, and space-qualified electronics without derating |
| LCCC FK package | Provides hermetic sealing, low thermal resistance, and superior mechanical stability vs. plastic DIP/SOIC - meets MIL-PRF-38534 Class K requirements |
Applications
| Avionics Data Bus Interface | Military Telemetry Multiplexer |
|---|---|
|
Use Scenario: Routing sensor data streams from multiple analog-to-digital converters to a central flight computer via time-shared serial link. IC Role / Device Role / Timing Role: Dual 4:1 multiplexer selects among eight analog channel outputs using shared A/B address and independent strobes for time-sliced sampling. Use Value: Enables deterministic, low-jitter channel switching at >10 MHz update rates while maintaining MIL-STD-704 power interface compliance. |
Use Scenario: Consolidating health-monitoring signals (voltage, temperature, vibration) from subsystems into a unified downlink stream aboard tactical UAVs. IC Role / Device Role / Timing Role: Performs parallel-to-serial conversion under command of a microcontroller's address bus, with strobes synchronized to frame timing pulses. Use Value: Reduces interconnect count by 60% versus discrete gate solutions and sustains error-free operation at 125°C ambient during sustained climb phases. |
| Secure Communication Module | Radar Signal Path Switching |
|
Use Scenario: Selecting between encrypted and plaintext data paths in Type 1 cryptographic hardware during mode transitions. IC Role / Device Role / Timing Role: Acts as a hardened signal router controlled by tamper-detection logic; strobes isolate paths during rekeying sequences. Use Value: Prevents side-channel leakage during state changes via nanosecond-level enable isolation - certified to NSA SDN.11 requirements. |
Use Scenario: Switching RF receive chains between antenna arrays in phased-array radar front-ends during beam-steering cycles. IC Role / Device Role / Timing Role: Routes IF-stage digitized samples to ADCs under FPGA timing control; strobes align with pulse repetition intervals. Use Value: Delivers sub-2 ns propagation skew between channels - critical for coherent beamforming accuracy within ±0.1° angular resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SNJ54F153J | Same die, 16-pin CDIP (J) package; larger footprint, through-hole mounting | Suitable for legacy board assemblies with existing DIP sockets; lower thermal conductivity than LCCC | Select when retrofitting into fielded systems with J-package footprints and no rework budget for SMT redesign |
| JM38510/33902B2A | Identical specification sheet, same LCCC FK package, identical marking and screening - functional and form-factor equivalent | No operational difference; differs only in part numbering convention per MIL-PRF-38534 revision level | Preferred for new designs requiring latest QML-38534 Class K certification documentation traceability |
Compared with SNJ54F153J and JM38510/33902B2A, the 5962-9758301Q2A offers identical logic behavior and military temperature range but is distinguished by its specific QML-V qualification suffix and TI's 5962-series procurement lineage - critical for DoD contract compliance and long-term obsolescence management.
Availability
5962-9758301Q2A is available at Aetrix Electronics and suitable for avionics data bus interface, military telemetry multiplexer, secure communication module, and radar signal path switching applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 5962-9758301Q2A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and high-reliability military ICs with over 90 years of defense electronics heritage.
The 5962-9758301Q2A belongs to TI's SN54F logic family - designed specifically for high-speed, radiation-tolerant digital control in aerospace, defense, and strategic systems where failure is not an option.
FAQ
What is the operating temperature range of the 5962-9758301Q2A?
The 5962-9758301Q2A is characterized for continuous operation from −55°C to 125°C. This full military temperature range is validated per MIL-STD-883 test methods and applies to all electrical parameters in the datasheet, including propagation delay, VOL, and IOL. The 5962-9758301Q2A maintains guaranteed performance across this range without derating, making it suitable for engine-mounted or space-exposed electronics where thermal extremes are routine.
Does the 5962-9758301Q2A support cascading with other multiplexers?
Yes, the 5962-9758301Q2A supports cascading via its dedicated strobe inputs (1G and 2G). When multiple 5962-9758301Q2A devices are used, their strobes can be wired in series or controlled by a common timing signal to enable sequential data routing - for example, selecting one of eight inputs using two 5962-9758301Q2A units. The datasheet explicitly confirms this capability under "Strobe (Enable) Line Provided for Cascading (N Lines to N Lines)".
What package type is used for the 5962-9758301Q2A?
The 5962-9758301Q2A uses a 20-pin Leadless Ceramic Chip Carrier (LCCC) with FK package drawing. This hermetically sealed ceramic package features J-leads, zero lead protrusion, and is qualified to MIL-PRF-38534 Class K. Its dimensions, thermal characteristics, and solder profile are documented in TI's Package Option Addendum, and it is distinct from the 16-pin CDIP (J) or CFP (W) variants of the same logic function.
How many data inputs does the 5962-9758301Q2A support?
The 5962-9758301Q2A supports eight total data inputs - four per section (1C0–1C3 and 2C0–2C3). Each of its two independent 4:1 multiplexer sections accepts four digital inputs and routes one to its respective output (1Y or 2Y) based on the shared A/B select lines and individual strobe state. No external decoding logic is required to access all eight inputs.
Is the 5962-9758301Q2A pin-compatible with commercial SN74F153 variants?
No, the 5962-9758301Q2A is not pin-compatible with commercial SN74F153 variants. It uses a 20-pin LCCC (FK) package, whereas SN74F153 parts use 16-pin packages (D, N, or NS). Pin counts, layouts, and terminal functions differ fundamentally - for example, the 5962-9758301Q2A includes four NC pins and separates VCC/GND across corners, unlike the 16-pin DIP/SOIC footprints. Direct replacement requires PCB redesign.
5962-9758301Q2A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
5962-9758301Q2A FAQ
1.How can I place an order for 5962-9758301Q2A through Aetrix?
Please submit a Request for Quotation (RFQ) for 5962-9758301Q2A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 5962-9758301Q2A reliable?
The price and inventory of 5962-9758301Q2A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 5962-9758301Q2A is usually 5 days.
3.What payment methods are accepted for 5962-9758301Q2A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 5962-9758301Q2A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 5962-9758301Q2A?
5962-9758301Q2A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 5962-9758301Q2A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 5962-9758301Q2A?
For technical support, including 5962-9758301Q2A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 5962-9758301Q2A requirements.
6.How does Aetrix verify that 5962-9758301Q2A is sourced from the original manufacturer or authorized distributors?
All 5962-9758301Q2A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 5962-9758301Q2A meets industry standards.
7.What is the process for return or replacement of 5962-9758301Q2A?
All 5962-9758301Q2A units undergo pre-shipment inspection (PSI). If there is an issue with 5962-9758301Q2A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 5962-9758301Q2A part is unused and in its original packaging.
Return procedure for 5962-9758301Q2A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
5962-9758301Q2A Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

