My Inquiry
My Account
Texas Instruments 6PAIC23BIPWRG4Q1
- Part No.:
- 6PAIC23BIPWRG4Q1
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
6PAIC23BIPWRG4Q1.pdf
- Description:
- IC STEREO AUDIO CODEC 28-TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,047
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
6PAIC23BIPWRG4Q1 from Texas Instruments is an automotive-qualified stereo audio codec with integrated headphone amplifier, 90-dB SNR ADC and 100-dB SNR DAC, supporting 8–96 kHz sampling rates and delivering 30 mW per channel into 32 Ω. It integrates electret-mic biasing, analog bypass path, and programmable gain amplifiers for voice capture and playback in infotainment head units.
For engineers reviewing the 6PAIC23BIPWRG4Q1 datasheet, 6PAIC23BIPWRG4Q1 pinout, 6PAIC23BIPWRG4Q1 application, or 6PAIC23BIPWRG4Q1 equivalent, key selection criteria include AEC-Q100 qualification, I²S/McBSP interface compatibility, 28-pin TSSOP package, low-power operation (23 mW playback), and integrated mic bias + headphone drive - critical for space-constrained automotive audio designs.
Technical Context
The 6PAIC23BIPWRG4Q1 implements third-order multibit sigma-delta ADC architecture achieving up to 90-dBA SNR at 96 kHz, and second-order multibit sigma-delta DAC architecture achieving up to 100-dBA SNR. It supports 16/20/24/32-bit word lengths and master/slave timing modes with industry-standard (256/384 fs) and TI-optimized (250/272 fs) oversampling rates.
Its analog subsystem includes stereo-line inputs with 1.5-dB-step programmable gain (–34.5 dB to +12 dB), microphone input with 0 dB/20 dB boost, 3/4 AVDD low-noise MICBIAS output, and analog bypass path enabling direct line-in-to-headphone routing without digital conversion - all under full software control via SPI or 2-wire interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC SNR | 90 dB A-weighted at 48 kHz - enables high-fidelity voice recording with minimal quantization noise |
| DAC SNR | 100 dB A-weighted at 48 kHz - supports CD-quality playback with wide dynamic range |
| Headphone Output | 30 mW per channel into 32 Ω at 3.3 V - drives standard earphones without external amplification |
| Sampling Rate Range | 8–96 kHz - covers telephony (8 kHz), voice assistant (16 kHz), CD (44.1 kHz), and high-res audio (96 kHz) |
| Power Consumption | 23 mW in playback mode; <15 µW in power-down - extends battery life in portable automotive accessories |
| Supply Voltages | DVDD: 1.42–3.6 V; AVDD/HPVDD/BVDD: 2.7–3.6 V - compatible with TI C54x DSP core and buffer voltage domains |
| Interface Protocols | I²S, MSB-justified, LSB-justified, SPI, 2-wire - glueless integration with TI DSPs and microcontrollers |
Pinout & Package
6PAIC23BIPWRG4Q1 is housed in a 28-pin TSSOP package (62 mm² board area), optimized for compact automotive PCB layouts. Pin functions are fully defined per TI SGLS240C datasheet, with dedicated analog/digital/HP supply rails, dual I²S data paths (DIN/DOUT), frame clocks (LRCIN/LRCOUT), bit clock (BCLK), and configurable control interface pins (SDIN/SCLK/CS/MODE).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BVDD (Pin 1) | Buffer analog supply input | Provides 2.7–3.6 V rail for line-input buffers and analog signal conditioning circuitry |
| CLKOUT (Pin 2) | Buffered system clock output | Delivers 1× or ½× XTI frequency to synchronize DSP/USB peripherals from single 12-MHz crystal |
| BCLK (Pin 3) | I²S bit clock I/O | Carries serial bit timing; generated by codec in master mode or received from host in slave mode |
| DIN (Pin 4) | DAC serial data input | Receives left/right PCM data in I²S format for digital-to-analog conversion |
| LRCIN (Pin 5) | DAC word clock input | Frames left/right channel boundaries for DIN stream; generated by codec in master mode |
| DOUT (Pin 6) | ADC serial data output | Transmits digitized stereo audio from ADC in I²S format to host processor |
| LRCOUT (Pin 7) | ADC word clock output | Frames left/right channel boundaries for DOUT stream; generated by codec in master mode |
| HPVDD (Pin 8) | Headphone amplifier supply | Dedicated 3.3 V rail isolates headphone driver noise from sensitive analog sections |
| LHPOUT (Pin 9) | Left headphone output | Amplified analog output with –73 dB to +6 dB volume control in 1-dB steps |
| RHPOUT (Pin 10) | Right headphone output | Amplified analog output with identical volume control range as LHPOUT |
| HPGND (Pin 11) | Headphone ground return | Separate analog ground path minimizes crosstalk between headphone and line outputs |
| LOUT (Pin 12) | Left line output | Analog mixer output combining DAC and bypass paths; 1 VRMS nominal level |
| ROUT (Pin 13) | Right line output | Analog mixer output with same specifications as LOUT |
| AVDD (Pin 14) | Analog core supply | Primary 3.3 V rail for ADC, DAC, and analog front-end circuitry |
| AGND (Pin 15) | Analog ground return | Reference for all analog signals; requires separate plane from DGND for noise isolation |
| VMID (Pin 16) | Mid-rail decoupling node | Accepts 10-μF + 0.1-μF capacitor pair to stabilize internal ½ AVDD reference voltage |
| MICBIAS (Pin 17) | Electret microphone bias | Low-noise 3/4 AVDD output (±100 mV) capable of sourcing 3 mA for capsule biasing |
| MICIN (Pin 18) | Microphone input | Buffered input with default ×5 gain; supports sidetone mixing when enabled |
| RLINEIN (Pin 19) | Right line input | High-impedance (28–35 kΩ) input with programmable gain (–34.5 dB to +12 dB) |
| LLINEIN (Pin 20) | Left line input | Identical functionality and specs as RLINEIN |
| CS (Pin 21) | Control port latch/address select | Selects SPI vs. 2-wire mode and sets device address in 2-wire configuration |
| MODE (Pin 22) | Interface mode select | Hardwired high = SPI; low = 2-wire - determines control protocol at power-up |
| SDIN (Pin 23) | Serial control data input | Carries 16-bit register address/data words for configuration; also selects protocol post-reset |
| SCLK (Pin 24) | Control serial clock input | Drives SDIN data latching; supports up to 400 kHz in 2-wire mode |
| XTI/MCLK (Pin 25) | Master clock input | Accepts 12-MHz crystal or external clock for internal PLL and sample rate generation |
| XTO (Pin 26) | Crystal oscillator output | Connects to crystal in crystal-oscillator mode; unused when external clock is applied |
| DVDD (Pin 27) | Digital core supply | 1.42–3.6 V rail powers digital logic, interface, and sigma-delta modulators |
| DGND (Pin 28) | Digital ground return | Reference for DVDD, digital I/O, and control interface; must be isolated from AGND/HPGND |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 2 qualification | Rated for –40°C to +85°C ambient operation - certified for under-hood and dashboard automotive environments |
| Integrated electret-mic bias + buffer | Eliminates external bias resistor and op-amp, reducing BOM count and PCB area in voice-command systems |
| Analog bypass path | Enables direct line-in-to-headphone routing without ADC/DAC conversion - essential for FM tuner integration |
| Flexible power management | Independent shutdown of ADC, DAC, oscillator, and mic bias allows fine-grained current optimization per use case |
| Tuned oversampling rates (250/272 fs) | Enables exact 44.1 kHz and 48 kHz sampling from 12-MHz crystal - removes need for multiple clock sources |
| Glueless McBSP interface | Direct connection to TI C54x/C55x/C67x DSPs without level shifters or glue logic - accelerates system integration |
Applications
| Infotainment Head Unit | Automotive Voice Assistant |
|---|---|
Use Scenario: Central audio hub in vehicle dashboard integrating AM/FM radio, Bluetooth streaming, and navigation prompts. IC Role / Device Role / Timing Role: Stereo codec handles simultaneous analog line-in (tuner), digital audio playback (DSP), and headphone output with analog bypass for tuner pass-through. Use Value: Single-chip solution reduces component count and interconnect complexity while maintaining AEC-Q100 compliance and 100-dB DAC SNR for premium audio quality. | Use Scenario: In-cabin voice recognition module capturing driver commands using electret microphones. IC Role / Device Role / Timing Role: Audio interface acquires microphone signals with programmable gain, applies sidetone, and streams digitized audio to ASR engine via I²S. Use Value: Integrated 3/4 AVDD MICBIAS and low-noise 90-dB SNR ADC enable robust far-field voice capture without external biasing or preamp components. |
| Telematics Control Unit | Portable Diagnostic Tool |
Use Scenario: Cellular-connected vehicle telematics unit transmitting voice alerts and diagnostic audio over LTE. IC Role / Device Role / Timing Role: Codec digitizes analog alert tones and voice messages, encodes them for transmission, and plays back remote instructions via line/headphone outputs. Use Value: 23-mW playback power and <15 µW power-down current extend battery runtime in always-on monitoring applications. | Use Scenario: Handheld OBD-II scanner with speaker feedback and microphone-based technician voice notes. IC Role / Device Role / Timing Role: Audio interface captures technician voice memos, stores compressed audio, and plays diagnostic alerts through integrated headphone amp. Use Value: 30-mW headphone drive eliminates need for external amplifier, enabling compact, battery-powered form factor with automotive-grade reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC3106IRGZRQ1 | Higher integration: includes Class-D speaker amp, more flexible I²S formats, lower THD+N (–92 dB), but larger 40-pin QFN package | Targeted at systems requiring speaker output instead of headphones; lacks analog bypass path | Choose when driving speakers directly and higher channel count is needed; avoid if board space or analog bypass is critical |
| PCM3060QPWRQ1 | 102-dB DAC SNR, 24-bit resolution only, no integrated headphone amp or mic bias; requires external HP amp | Designed for high-end audio recording/playback where SNR >100 dB is mandatory and external amplification is acceptable | Choose for studio-grade fidelity in non-portable automotive recorders; not suitable for space-constrained headphone-centric designs |
Compared with TLV320AIC3106IRGZRQ1 and PCM3060QPWRQ1, the 6PAIC23BIPWRG4Q1 uniquely balances AEC-Q100 qualification, integrated headphone drive, analog bypass, and compact TSSOP packaging - making it optimal for cost-sensitive, space-limited automotive audio endpoints requiring both capture and playback.
Availability
6PAIC23BIPWRG4Q1 is available at Aetrix Electronics and suitable for automotive infotainment head units, voice assistant modules, telematics control units, and portable diagnostic tools requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 6PAIC23BIPWRG4Q1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with deep expertise in automotive electronics and signal chain solutions.
The TLV320AIC23B-Q1 product line was designed specifically for automotive audio interfaces requiring AEC-Q100 qualification, low power, and high integration - targeting infotainment, telematics, and voice-enabled control systems.
FAQ
What is the operating temperature range for the 6PAIC23BIPWRG4Q1?
The 6PAIC23BIPWRG4Q1 is qualified for automotive applications and operates across –40°C to +85°C ambient temperature, meeting AEC-Q100 Grade 2 requirements. This range ensures reliable performance in dashboard-mounted infotainment systems and under-hood telematics modules where thermal stress is significant.
Does the 6PAIC23BIPWRG4Q1 support I²S interface with TI C54x DSPs?
Yes, the 6PAIC23BIPWRG4Q1 provides glueless interface to TI C54x DSPs via its McBSP-compatible I²S interface. It supports TI-optimized oversampling rates (250 fs and 272 fs) that enable exact 44.1 kHz and 48 kHz sampling from a single 12-MHz crystal - eliminating clock domain translation logic.
Can the 6PAIC23BIPWRG4Q1 drive headphones directly without external amplification?
Yes, the 6PAIC23BIPWRG4Q1 integrates a highly efficient linear headphone amplifier capable of delivering 30 mW per channel into 32 Ω from a 3.3-V analog supply. Its programmable gain range (–73 dB to +6 dB in 1-dB steps) and mute function allow full standalone headphone operation in automotive audio endpoints.
What microphone biasing capability does the 6PAIC23BIPWRG4Q1 provide?
The 6PAIC23BIPWRG4Q1 provides a low-noise, buffered MICBIAS output at 3/4 AVDD (±100 mV) capable of sourcing up to 3 mA. This integrated bias eliminates external resistors and regulators, simplifying electret microphone interface design while maintaining 90-dB SNR ADC performance for voice capture.
Is analog bypass supported on the 6PAIC23BIPWRG4Q1, and how is it configured?
Yes, the 6PAIC23BIPWRG4Q1 supports analog bypass from stereo-line inputs directly to headphone or line outputs, completely bypassing the ADC/DAC path. This is enabled via the Analog Audio Path Control register (Address 0x04, BYP bit = 1) and is used in applications like FM tuners where digital conversion is unnecessary.
6PAIC23BIPWRG4Q1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 90 / 100
- Dynamic Range, ADCs / DACs (db) Typ:
- 90 / 90
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP
6PAIC23BIPWRG4Q1 FAQ
1.How can I place an order for 6PAIC23BIPWRG4Q1 through Aetrix?
Please submit a Request for Quotation (RFQ) for 6PAIC23BIPWRG4Q1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 6PAIC23BIPWRG4Q1 reliable?
The price and inventory of 6PAIC23BIPWRG4Q1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 6PAIC23BIPWRG4Q1 is usually 5 days.
3.What payment methods are accepted for 6PAIC23BIPWRG4Q1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 6PAIC23BIPWRG4Q1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 6PAIC23BIPWRG4Q1?
6PAIC23BIPWRG4Q1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 6PAIC23BIPWRG4Q1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 6PAIC23BIPWRG4Q1?
For technical support, including 6PAIC23BIPWRG4Q1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 6PAIC23BIPWRG4Q1 requirements.
6.How does Aetrix verify that 6PAIC23BIPWRG4Q1 is sourced from the original manufacturer or authorized distributors?
All 6PAIC23BIPWRG4Q1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 6PAIC23BIPWRG4Q1 meets industry standards.
7.What is the process for return or replacement of 6PAIC23BIPWRG4Q1?
All 6PAIC23BIPWRG4Q1 units undergo pre-shipment inspection (PSI). If there is an issue with 6PAIC23BIPWRG4Q1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 6PAIC23BIPWRG4Q1 part is unused and in its original packaging.
Return procedure for 6PAIC23BIPWRG4Q1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
6PAIC23BIPWRG4Q1 Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
