Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Renesas 70V3589S133BC8

Name: 70V3589S133BC8
Brand: Renesas
SKU: 70V3589S133BC8
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 70V3589S133BC8

Manufacturer:: Renesas

Category:: Memory

Package:: 256-LBGA

Datasheet:: 70V3589S133BC8.pdf

Description:: IC SRAM 2MBIT PARALLEL 256CABGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,547

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

70V3589S133BC8 from IDT (now Renesas) is a high-speed 128K × 36-bit synchronous dual-port SRAM with true dual-port architecture enabling simultaneous read/write access to the same memory location from independent left and right ports. It operates at 133MHz (7.5ns cycle time), supports selectable pipelined or flow-through output modes, features dual chip enables for depth expansion, and delivers 12Gbps aggregate bandwidth. It is used in real-time packet buffering for telecom line cards.

For engineers reviewing the 70V3589S133BC8 datasheet, 70V3589S133BC8 pinout, 70V3589S133BC8 application, or 70V3589S133BC8 equivalent, key selection criteria include its 133MHz industrial-grade timing, independent 2.5V/3.3V I/O voltage support per port, JTAG IEEE 1149.1 compliance, and 208-pin fpBGA package with validated pin mapping for PCB layout.

Technical Context

This device implements fully synchronous dual-port operation with registered address, data, and control inputs on both ports-enabling 1.7ns setup and 0.5ns hold times at 166MHz. Its internal architecture includes separate byte-enable logic per 9-bit data segment, counter-enabled auto-increment addressing, and Dual Cycle Deselect (DCD) for pipelined mode.

The memory core uses true dual-port static RAM cells with self-timed write capability, while independent OPT pins allow mixed-voltage operation: 3.3V core (VDD) with configurable 3.3V or 2.5V I/O supplies (VDDQL/VDDQR) per port, supporting interoperability with legacy and low-voltage logic families.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	128K × 36 bits = 4.608 Mbit total storage; supports burst-mode unidirectional/bidirectional data flow.
Max Clock Frequency	133MHz (7.5ns cycle time); guaranteed industrial temperature operation from −40°C to +85°C.
Access Time	4.2ns (max) at 133MHz in pipelined mode; enables sub-5ns deterministic read latency for real-time systems.
I/O Voltage Support	Selectable 3.3V (±150mV) or 2.5V (±100mV) per port via OPTL/OPTR pins; eliminates level-shifter requirements.
Power Supply	3.3V ±150mV core (VDD); independent VDDQL/VDDQR rails decoupled per port for noise isolation.
JTAG Compliance	Fully IEEE 1149.1-compliant TAP controller with TCK, TMS, TDI, TDO, TRST; enables boundary-scan test and debug.
Standby Current	ISB3 = 15mA (typ), 40mA (max) full standby (both ports deselected, CMOS inputs); critical for low-power idle states.

Pinout & Package

70V3589S133BC8 is packaged in a 208-pin fine-pitch Ball Grid Array (fpBGA) with 0.8mm ball pitch and 15mm × 15mm body size. Pin functions are validated per IDT70V3599/89S datasheet revision Feb.03.20, with dedicated differential clock, address, data I/O, and control terminals for left and right ports.

Pin/Terminal	Circuit Role	Design Meaning
CLKL / CLKR	Port-specific clock input	Synchronous edge-triggered timing reference for all registered inputs/outputs on respective port.
A0L–A16L / A0R–A16R	Address inputs	17-bit address bus per port; A16 is No Connect for 70V3589 (128K = 2^17 addresses).
I/O0L–I/O35L / I/O0R–I/O35R	Bidirectional data I/O	36-bit parallel data path per port; supports byte-wise write enable (BE0–BE3) for 9-bit segments.
CE0L/CE1L / CE0R/CE1R	Dual chip enables	Two independent enables per port allow seamless depth expansion without external logic.
PL/FTL / PL/FTR	Pipeline/Flow-through mode select	DC-level control (VIH/VIL) to configure output register staging-critical for timing closure in multi-chip systems.
OPTL / OPTR	I/O voltage option select	Configures VDDQL/VDDQR supply voltage (3.3V or 2.5V) for corresponding port's I/Os and controls.

Key Features

Feature	Design Value
True dual-port memory cell architecture	Enables concurrent, independent read/write access to identical memory locations-eliminates arbitration overhead in real-time inter-processor communication.
Selectable pipelined or flow-through output mode	Reduces system-level timing uncertainty: pipelined mode adds one-cycle latency but improves maximum frequency; flow-through provides zero-cycle output delay for latency-critical paths.
Dual Cycle Deselect (DCD) in pipelined mode	Ensures clean output disable timing across clock domains during chip deselect-prevents bus contention in multi-device configurations.
Independent per-port I/O voltage selection	Allows left port to interface with 3.3V FPGA logic while right port connects to 2.5V ASIC-reduces BOM count and simplifies power domain partitioning.
Counter enable and repeat functionality	Hardware address auto-increment and repeat-to-last-address capability offloads CPU/MCU in sequential buffer access patterns (e.g., FIFO management).

Applications

Telecom Packet Buffering	Real-Time Signal Processing
Use Scenario: Line card in carrier-grade router buffers incoming/outgoing Ethernet packets between MAC and switching fabric. IC Role / Device Role / Timing Role: Dual-port SRAM acts as ping-pong buffer-left port accepts ingress traffic while right port feeds egress scheduler, synchronized by independent clocks. Use Value: 133MHz industrial-grade timing ensures deterministic 7.5ns cycle time under thermal stress; dual chip enables simplify multi-SRAM depth expansion for 10G+ throughput.	Use Scenario: Radar DSP subsystem performs real-time FFT on sampled RF data streams. IC Role / Device Role / Timing Role: Left port receives ADC samples via DMA; right port supplies coefficient/data to FFT engine-both ports operate concurrently at 133MHz. Use Value: Pipelined output mode delivers stable 4.2ns tCD2 timing for predictable pipeline stage alignment; JTAG support enables in-system verification of memory integrity.
Industrial Motion Control	Avionics Data Acquisition
Use Scenario: CNC controller synchronizes servo motor position updates with sensor feedback loops. IC Role / Device Role / Timing Role: Dual-port SRAM stores encoder counts (left port) and motion command tables (right port), accessed simultaneously by FPGA and microcontroller. Use Value: −40°C to +85°C operation guarantees reliability in uncontrolled cabinet environments; separate 2.5V/3.3V I/O rails match mixed-voltage FPGA I/O banks.	Use Scenario: Flight data recorder captures sensor telemetry from multiple avionics buses (ARINC 429, MIL-STD-1553). IC Role / Device Role / Timing Role: Left port ingests time-stamped data from bus controllers; right port streams compressed logs to nonvolatile storage-coordinated via hardware counters. Use Value: Counter enable and repeat features automate sequential address generation for circular buffer writes; ISB3 < 40mA standby current extends battery-backed operation duration.

Telecom Packet Buffering

Real-Time Signal Processing

Use Scenario: Line card in carrier-grade router buffers incoming/outgoing Ethernet packets between MAC and switching fabric.

IC Role / Device Role / Timing Role: Dual-port SRAM acts as ping-pong buffer-left port accepts ingress traffic while right port feeds egress scheduler, synchronized by independent clocks.

Use Value: 133MHz industrial-grade timing ensures deterministic 7.5ns cycle time under thermal stress; dual chip enables simplify multi-SRAM depth expansion for 10G+ throughput.

Use Scenario: Radar DSP subsystem performs real-time FFT on sampled RF data streams.

IC Role / Device Role / Timing Role: Left port receives ADC samples via DMA; right port supplies coefficient/data to FFT engine-both ports operate concurrently at 133MHz.

Use Value: Pipelined output mode delivers stable 4.2ns tCD2 timing for predictable pipeline stage alignment; JTAG support enables in-system verification of memory integrity.

Industrial Motion Control

Avionics Data Acquisition

Use Scenario: CNC controller synchronizes servo motor position updates with sensor feedback loops.

IC Role / Device Role / Timing Role: Dual-port SRAM stores encoder counts (left port) and motion command tables (right port), accessed simultaneously by FPGA and microcontroller.

Use Value: −40°C to +85°C operation guarantees reliability in uncontrolled cabinet environments; separate 2.5V/3.3V I/O rails match mixed-voltage FPGA I/O banks.

Use Scenario: Flight data recorder captures sensor telemetry from multiple avionics buses (ARINC 429, MIL-STD-1553).

IC Role / Device Role / Timing Role: Left port ingests time-stamped data from bus controllers; right port streams compressed logs to nonvolatile storage-coordinated via hardware counters.

Use Value: Counter enable and repeat features automate sequential address generation for circular buffer writes; ISB3 < 40mA standby current extends battery-backed operation duration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-port SRAM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CY7C1362BV33-133AXC	128K × 36, 133MHz, 3.3V-only I/O (no 2.5V option), 208-pin TQFP package	Lacks per-port voltage flexibility and fpBGA footprint; requires level shifters for 2.5V interfaces	Choose when board space allows TQFP and system uses uniform 3.3V logic only.
AS7C3128B-133JCIN	128K × 36, 133MHz, 3.3V core/I/O, 208-pin PQFP, no JTAG or counter features	No IEEE 1149.1 test support or hardware address counter-increases firmware overhead for sequential access	Choose for cost-sensitive industrial designs where JTAG and counter logic are unnecessary.

Compared with CY7C1362BV33-133AXC and AS7C3128B-133JCIN, the 70V3589S133BC8 uniquely combines per-port 2.5V/3.3V I/O selection, integrated JTAG, and hardware address counter-reducing external components and firmware complexity in mixed-voltage, test-critical systems.

Availability

70V3589S133BC8 is available at Aetrix Electronics and suitable for telecom infrastructure, industrial motion control, and avionics data acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 70V3589S133BC8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics (formerly Integrated Device Technology) is a global semiconductor leader specializing in high-performance memory, timing, and analog solutions for communications, computing, and industrial markets.

The IDT70V35xx family was designed specifically for deterministic, low-latency dual-port memory applications in telecom line cards, radar signal processors, and real-time control systems demanding simultaneous, independent port access.

FAQ

What is the operating temperature range supported by the 70V3589S133BC8?

The 70V3589S133BC8 is rated for industrial temperature operation from −40°C to +85°C, verified per datasheet revision Feb.03.20. This specification applies to the 133MHz speed grade and is guaranteed across all electrical parameters including access time, cycle time, and standby current. The part does not support commercial-only 0°C to +70°C variants-70V3589S133BC8 is exclusively industrial grade.

Does the 70V3589S133BC8 support mixed I/O voltage operation between its two ports?

Yes, the 70V3589S133BC8 supports independent I/O voltage selection per port via OPTL and OPTR pins. Setting OPTL to VIH (3.3V) configures the left port for 3.3V I/O operation with VDDQL = 3.3V, while setting OPTR to VIL (0V) configures the right port for 2.5V I/O operation with VDDQR = 2.5V. This capability is explicitly documented in the "Pin Names" and "Recommended Operating Conditions" sections of the datasheet.

What package type is used for the 70V3589S133BC8, and is pinout information publicly available?

The 70V3589S133BC8 uses a 208-pin fine-pitch Ball Grid Array (fpBGA) with 0.8mm ball pitch and 15mm × 15mm body size. Full pinout details-including ball assignments for CLKL, I/O0L–I/O35L, CE0L, CE1L, PL/FTL, OPTL, and all other signals-are provided in the official IDT70V3599/89S datasheet Figure "BF208(6) BFG208(6) 208-Pin fpBGA Top View", revision Feb.03.20.

How does the Dual Cycle Deselect (DCD) feature function in the 70V3589S133BC8?

Dual Cycle Deselect (DCD) is active only in pipelined output mode (PL/FT = VIH) and ensures that chip enable deassertion takes effect after two clock cycles. This prevents metastability and bus contention during rapid enable/disable transitions in multi-device depth-expanded configurations. The behavior is defined in the "Truth Table I" and timing diagrams of the 70V3589S133BC8 datasheet, and applies separately to CE0 and CE1 on each port.

Is JTAG boundary-scan supported on the 70V3589S133BC8, and which signals are required?

Yes, the 70V3589S133BC8 fully supports IEEE 1149.1 JTAG boundary-scan with dedicated TCK, TMS, TDI, TDO, and TRST pins. These signals are electrically and functionally compliant per the datasheet "Pin Names" table and "JTAG Features" section. No configuration fuses or external pull-ups are required-the TAP controller initializes automatically upon power-up and remains active regardless of memory operation state.

70V3589S133BC8 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 256-LBGA

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Volatile

Memory Format:: SRAM

Technology:: SRAM - Dual Port, Synchronous

Memory Size:: 2Mbit

Memory Organization:: 64K x 36

Memory Interface:: Parallel

Clock Frequency:: 133 MHz

Write Cycle Time - Word, Page:: -

Access Time:: 4.2 ns

Voltage - Supply:: 3.15V ~ 3.45V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 256-CABGA (17x17)

70V3589S133BC8 FAQ

1.How can I place an order for 70V3589S133BC8 through Aetrix?

Please submit a Request for Quotation (RFQ) for 70V3589S133BC8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 70V3589S133BC8 reliable?

The price and inventory of 70V3589S133BC8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 70V3589S133BC8 is usually 5 days.

3.What payment methods are accepted for 70V3589S133BC8?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 70V3589S133BC8 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 70V3589S133BC8?

70V3589S133BC8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 70V3589S133BC8 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 70V3589S133BC8?

For technical support, including 70V3589S133BC8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 70V3589S133BC8 requirements.

6.How does Aetrix verify that 70V3589S133BC8 is sourced from the original manufacturer or authorized distributors?

All 70V3589S133BC8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 70V3589S133BC8 meets industry standards.

7.What is the process for return or replacement of 70V3589S133BC8?

All 70V3589S133BC8 units undergo pre-shipment inspection (PSI). If there is an issue with 70V3589S133BC8, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 70V3589S133BC8 part is unused and in its original packaging.

Return procedure for 70V3589S133BC8:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…