My Inquiry
My Account
Renesas 7130LA35CB
- Part No.:
- 7130LA35CB
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 48-DIP (0.600", 15.24mm)
- Datasheet:
-
7130LA35CB.pdf
- Description:
- IC SRAM 8KBIT PARALLEL SB48
- Quantity:
- Payment:
- Shipping:
Inventory:4,754
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
7130LA35CB from IDT (Integrated Device Technology) is a high-speed 1K × 8 dual-port static RAM configured as a MASTER device with on-chip arbitration logic, 35 ns maximum read cycle time, 1 mA typical standby current, and battery backup data retention at 2 V. It enables error-free 16-bit-or-wider memory expansion when paired with IDT7140 SLAVE devices in real-time industrial control systems.
For engineers reviewing the 7130LA35CB datasheet, 7130LA35CB pinout, 7130LA35CB application, or 7130LA35CB equivalent, this page delivers verified timing parameters, port arbitration behavior, BUSY/INT flag operation, dual-port power-down modes, and exact package mapping for FP48 ceramic flatpack - critical for deterministic multi-processor memory sharing designs.
Technical Context
The 7130LA35CB implements fully asynchronous dual-port access with independent left/right address, control, and I/O buses. Its on-chip arbitration logic resolves contention via BUSY output assertion when address matches occur between ports, requiring external pull-up resistors on open-drain BUSYL/BUSYR outputs.
It supports R/W-controlled and CE-controlled write cycles, features INTL/INTR interrupt flags for inter-port signaling, and enters full standby (≤0.2 mA) when both chip enables exceed VCC − 0.2 V with CMOS-level inputs - enabling low-power battery-backed operation without external supervision.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Organization | 1K × 8 bits (1024 words × 8-bit data width per port) |
| Max Read Cycle Time (tRC) | 35 ns - defines minimum interval between successive reads on same port |
| Standby Current (ISB3) | 0.2 mA typ. - achieved when both CE pins held > VCC − 0.2 V with CMOS inputs |
| Data Retention Voltage | 2.0 V - maintains stored data during brown-out or backup battery operation |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments without derating |
| Supply Voltage | 4.5 V to 5.5 V - single 5 V ±10% rail, TTL-compatible input thresholds |
| Package | 48-pin ceramic flatpack (FP48) - hermetically sealed, 0.75″ × 0.75″ × 0.11″ body |
Pinout & Package
48-pin ceramic flatpack (FP48) with 0.050″ lead pitch; body dimensions ≈ 0.75 in × 0.75 in × 0.11 in. Pin 1 index corner marked; all VCC pins require local decoupling, all GND pins must be connected to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 24, 25, 48) | Ground reference | Four dedicated ground connections minimize ground bounce across dual-port operation |
| VCC (Pins 23, 26) | Power supply | Dual VCC pins reduce IR drop and improve noise immunity for high-speed switching |
| CEL / CER | Chip enable (left/right) | Active-low enables respective port; controls dynamic/standby current states independently |
| OEL / OER | Output enable (left/right) | Active-low enables I/O drivers; high-Z state allows bus sharing without external transceivers |
| R/WL / R/WR | Read/write control (left/right) | High = read, low = write; determines direction of data flow on I/O0–I/O7 buses |
| BUSYL / BUSYR | Arbitration flag (open-drain) | Asserted low during address contention; requires external pull-up resistor per datasheet Note 1 |
| INTL / INTR | Interrupt request (open-drain) | Set/reset by writing to fixed addresses (3FFH/3FEH); used for inter-processor signaling |
| A0L–A9L / A0R–A9R | Address inputs (left/right) | 10-bit address buses support full 1K-word addressing per port, independent timing |
| I/O0L–I/O7L / I/O0R–I/O7R | Data I/O (bidirectional) | Separate 8-bit data paths eliminate multiplexing delays; no bus turnaround overhead |
Key Features
| Feature | Design Value |
|---|---|
| On-chip port arbitration logic | Resolves simultaneous access to same memory location via BUSY flag without external logic |
| Open-drain BUSY and INT outputs | Enable wired-OR interrupt and arbitration signaling across multiple dual-port RAMs on shared bus |
| Battery backup data retention | Maintains valid data at 2.0 V supply - supports seamless switchover to backup power |
| Master/Slave expandability | 7130LA35CB acts as MASTER; pairs with IDT7140 SLAVE to build 16-bit+ data width without glue logic |
| Four standby power modes | ISB1–ISB4 offer scalable current reduction (0.2–65 mA) based on CE and input voltage levels |
Applications
| Industrial PLC Memory Buffer | Real-Time Avionics Data Exchange |
|---|---|
|
Use Scenario: Two independent microcontrollers simultaneously access shared configuration and status data in a programmable logic controller. IC Role / Device Role / Timing Role: 7130LA35CB serves as MASTER dual-port SRAM with hardware arbitration, eliminating software locks and ensuring deterministic response under worst-case contention. Use Value: 35 ns access enables sub-100 ns inter-processor handshaking; 1 mA standby current extends runtime during auxiliary power loss. |
Use Scenario: Flight control computer and sensor acquisition unit exchange telemetry and command packets via shared memory in DO-254-compliant avionics hardware. IC Role / Device Role / Timing Role: 7130LA35CB provides fault-isolated, asynchronous dual-port interface with BUSY-driven collision avoidance and INT-flag-based event notification. Use Value: Ceramic flatpack packaging ensures reliability across −40°C to +85°C; 2 V data retention preserves critical state during transient power faults. |
| Test Equipment Pattern Memory | DSP Co-Processor Shared Workspace |
|
Use Scenario: Automated test system uses one port for pattern generation and the other for real-time result capture during high-speed IC validation. IC Role / Device Role / Timing Role: 7130LA35CB functions as zero-wait-state buffer with independent left/right timing, enabling concurrent write-and-read without pipeline stalls. Use Value: Full 35 ns read/write performance sustains >28.5 MHz sustained throughput; open-drain BUSY allows daisy-chained arbitration across multiple memory banks. |
Use Scenario: Main CPU offloads signal processing tasks to a dedicated DSP, sharing filter coefficients and intermediate buffers via common memory. IC Role / Device Role / Timing Role: 7130LA35CB operates as MASTER in a 16-bit-wide memory subsystem (with IDT7140 SLAVE), synchronized via INTL/INTR handshake signals. Use Value: Interrupt flags replace polling overhead; 48-pin FP48 footprint fits constrained PCB layouts while supporting MIL-PRF-38535 QML compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-port SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CY7C136-35JC | 35 ns access, 2K × 8 organization, 5 V only, PLCC-52 package | Higher density but larger footprint; no built-in arbitration logic - requires external priority encoder | Select when memory depth > 1K is required and board space permits PLCC; verify external arbitration design |
| IDT7142LA35CB | Same 1K × 8, 35 ns, LA variant, but SLAVE-only - lacks BUSY output and arbitration logic | Cannot operate standalone; must be paired with MASTER (e.g., 7130LA) for arbitration functionality | Use only as companion SLAVE in expanded 16-bit systems; not a functional substitute for 7130LA35CB |
Compared with CY7C136-35JC and IDT7142LA35CB, the 7130LA35CB uniquely integrates arbitration logic and open-drain BUSY/INT in a compact FP48 package - delivering deterministic contention resolution and lower BOM count for industrial real-time systems.
Availability
7130LA35CB is available at Aetrix Electronics and suitable for industrial PLCs, avionics data recorders, and automated test equipment requiring stable component supply, long-term lifecycle support, and MIL-PRF-38535-compliant sourcing.
Supply support for 7130LA35CB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
IDT (Integrated Device Technology) is a fabless semiconductor company specializing in high-performance memory, timing, and interface solutions, now part of Renesas Electronics.
The IDT7130 family was designed specifically for deterministic, low-latency dual-processor memory sharing in industrial control, aerospace, and test instrumentation - emphasizing hardware arbitration, battery backup, and wide temperature operation.
FAQ
What is the function of BUSYL and BUSYR on the 7130LA35CB?
On the 7130LA35CB, BUSYL and BUSYR are open-drain arbitration outputs that go low when address contention occurs between left and right ports. They require external pull-up resistors per datasheet Note 1. These signals block writes on the contended port until the conflict resolves, ensuring data integrity without software intervention - a core feature distinguishing the MASTER 7130LA35CB from SLAVE variants.
Does the 7130LA35CB support true 35 ns access across its full industrial temperature range?
Yes, the 7130LA35CB guarantees ≤35 ns maximum read cycle time (tRC) over the full −40°C to +85°C industrial temperature range at VCC = 5.0 V ±10%. This specification is production-tested and applies to both ports independently, enabling deterministic timing in real-time control loops without derating.
How does the 7130LA35CB achieve 0.2 mA standby current?
The 7130LA35CB achieves 0.2 mA typical ISB3 standby current when both CEL and CER are driven above VCC − 0.2 V with CMOS-level inputs (VIN > VCC − 0.2 V or VIN < 0.2 V). This "full standby" mode disables internal circuitry more aggressively than TTL-level standby (ISB1), making it ideal for battery-backed retention where ultra-low quiescent power is critical.
Can the 7130LA35CB be used without a companion IDT7140 SLAVE device?
Yes, the 7130LA35CB functions fully as a standalone 8-bit dual-port SRAM. Its MASTER designation refers to its integrated arbitration logic and BUSY output capability - not a dependency on a SLAVE. The IDT7140 is optional and only required when expanding to 16-bit or wider data paths while maintaining full-speed operation and avoiding discrete glue logic.
What package type does the 7130LA35CB use, and why does it matter?
7130LA35CB uses a 48-pin ceramic flatpack (FP48) package with hermetic sealing and 0.75″ × 0.75″ footprint. This package provides superior thermal stability, moisture resistance, and EMI shielding compared to plastic DIP or PLCC - essential for industrial and aerospace applications operating across −40°C to +85°C with high reliability requirements and long service life.
7130LA35CB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Volatile
- Memory Format:
- SRAM
- Technology:
- SRAM - Dual Port, Asynchronous
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 35ns
- Access Time:
- 35 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 48-SIDE BRAZED
7130LA35CB FAQ
1.How can I place an order for 7130LA35CB through Aetrix?
Please submit a Request for Quotation (RFQ) for 7130LA35CB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 7130LA35CB reliable?
The price and inventory of 7130LA35CB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 7130LA35CB is usually 5 days.
3.What payment methods are accepted for 7130LA35CB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 7130LA35CB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 7130LA35CB?
7130LA35CB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 7130LA35CB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 7130LA35CB?
For technical support, including 7130LA35CB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 7130LA35CB requirements.
6.How does Aetrix verify that 7130LA35CB is sourced from the original manufacturer or authorized distributors?
All 7130LA35CB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 7130LA35CB meets industry standards.
7.What is the process for return or replacement of 7130LA35CB?
All 7130LA35CB units undergo pre-shipment inspection (PSI). If there is an issue with 7130LA35CB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 7130LA35CB part is unused and in its original packaging.
Return procedure for 7130LA35CB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
7130LA35CB Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
