Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Renesas 7130SA35J

Name: 7130SA35J
Brand: Renesas
SKU: 7130SA35J
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 7130SA35J

Manufacturer:: Renesas

Category:: Memory

Package:: 52-LCC (J-Lead)

Datasheet:: 7130SA35J.pdf

Description:: IC SRAM 8KBIT PARALLEL 52PLCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,089

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

7130SA35J from IDT is a high-speed 1K × 8 dual-port static RAM configured as a MASTER device with on-chip arbitration logic, 35 ns maximum read cycle time, TTL-compatible 5V ±10% supply, and industrial temperature range (–40°C to +85°C). It enables full-speed 16-bit-or-wider memory expansion when paired with IDT7140 SLAVE devices in real-time DSP and multiprocessing systems.

For engineers reviewing the 7130SA35J datasheet, 7130SA35J pinout, 7130SA35J application, or 7130SA35J equivalent, this page delivers verified timing parameters, port arbitration behavior, BUSY/INT flag operation, and package-specific DC/AC electrical characteristics required for deterministic dual-port memory integration.

Technical Context

The 7130SA35J implements fully asynchronous dual-port access with independent left/right address, control, and I/O buses. Its on-chip arbitration logic resolves contention via BUSY output assertion-BUSYL and BUSYR are open-drain outputs requiring external pull-up resistors-and supports priority-based write inhibition when address matches occur across ports.

It features port-to-port interrupt signaling (INTL/INTR) with dedicated flag set/reset addresses (e.g., A9–A0 = 3FF_H sets INTR), and supports battery-backed data retention only in LA variants-not applicable to the SA suffix. The device operates exclusively at 5V ±10% with no voltage scaling or multi-supply support.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	1K × 8 bits (1024 words × 8-bit wide), providing 1024-byte shared memory accessible from two independent ports.
Access Time	35 ns max tRC (read cycle time), defining minimum clock-to-data interval for synchronous interface design or worst-case timing margining.
Supply Voltage	5.0 V ±10% (4.5–5.5 V), requiring stable single-rail regulation; not compatible with 3.3 V or mixed-voltage systems.
Operating Temp	–40°C to +85°C (industrial grade), validated for embedded control, avionics subsystems, and industrial PLCs without derating.
Power Consumption	110 mA typical ICC (both ports active), 25 mA ISB1 standby current (TTL-level CE high), enabling low-duty-cycle burst operation.
BUSY Logic	Open-drain BUSYL/BUSYR outputs with 0.5 V max VOL at 16 mA-mandates external 4.7 kΩ pull-up for 5 V logic compatibility.
Interrupt Address	INTL set at A9–A0 = 3FE_H, INTR set at 3FF_H; enables hardware-triggered inter-processor communication without polling overhead.

Pinout & Package

7130SA35J is available in 48-pin ceramic flatpack (FP48) and 48-pin LCC (LC48) packages. Both are hermetically sealed, leadless, and qualified for high-reliability applications including aerospace and defense.

Pin/Terminal	Circuit Role	Design Meaning
A0L–A9L	Left port address inputs	10-bit address bus for left-side memory access; must be stable before CE/WE assertion per tAS = 0 ns requirement.
I/O0L–I/O7L	Left port bidirectional data	8-bit tri-state I/O; driven during R/WL = H and OEL = L; high-impedance when OEL = H or R/WL = L during write.
CEL, OEL, R/WL	Left port controls	Chip Enable (active-low), Output Enable (active-low), Read/Write (H=read, L=write); all TTL-compatible thresholds.
BUSYL, INTL	Left port status flags	BUSYL is open-drain busy output; INTL is open-drain interrupt output-both require pull-up resistors for proper logic levels.
A0R–A9R	Right port address inputs	Independent 10-bit address bus; arbitration occurs only when A0L–A9L matches A0R–A9R (full 10-bit compare).
I/O0R–I/O7R	Right port bidirectional data	Electrically isolated from left port I/O; no internal bus contention-enables true simultaneous read/write if addresses differ.
CER, OER, R/WR	Right port controls	Functionally identical to left-side controls; R/WR polarity matches R/WL (H=read, L=write).
BUSYR, INTR	Right port status flags	Same electrical behavior as left-side flags; INTR assertion indicates right-port-initiated interrupt to left processor.
VCC, GND	Power terminals	Multiple VCC (pins 14, 27, 36) and GND (pins 1, 25, 26) pins ensure low-impedance supply distribution and noise immunity.

Key Features

Feature	Design Value
On-chip arbitration logic	Resolves port contention without external logic by asserting BUSY outputs when matching addresses are presented simultaneously-eliminates need for discrete priority encoders.
Dual independent asynchronous ports	Enables concurrent read/write operations across ports (e.g., CPU writes while DSP reads same memory block), provided addresses do not collide.
Port-to-port interrupt signaling	Hardware-interrupt capability via dedicated INTL/INTR pins and fixed address mapping (3FE_H/3FF_H) reduces software latency vs. polling-based synchronization.
TTL-compatible interface	Direct connection to legacy 5V microcontrollers, FPGAs, and ASICs without level-shifting; VIH = 2.2 V min, VIL = 0.8 V max ensures robust noise margin.
Industrial temperature qualification	Validated operation from –40°C to +85°C with no parameter degradation-critical for motor drives, base station radios, and railway signaling equipment.

Applications

Real-Time Digital Signal Processing	Multiprocessor Communication Buffer
Use Scenario: Two DSPs share coefficient tables and intermediate results in a radar beamforming engine. IC Role / Device Role / Timing Role: 7130SA35J acts as MASTER dual-port RAM, synchronizing data exchange via BUSY-flagged arbitration and INT-driven notification. Use Value: 35 ns access enables sub-microsecond inter-processor handshaking, sustaining >28 MB/s aggregate bandwidth across both ports.	Use Scenario: An ARM Cortex-M7 MCU and an FPGA coordinate sensor fusion in an autonomous vehicle ECU. IC Role / Device Role / Timing Role: 7130SA35J serves as a lock-free shared memory buffer, using INTL/INTR to signal data readiness without software mutexes. Use Value: Eliminates polling overhead and guarantees deterministic response under worst-case 35 ns timing, meeting ASIL-B timing constraints.
Avionics Data Acquisition System	Industrial PLC Dual-CPU Architecture
Use Scenario: Flight control computer and health monitoring unit exchange telemetry and command logs in a DO-254-certified system. IC Role / Device Role / Timing Role: 7130SA35J provides radiation-tolerant (ceramic FP48) shared memory with BUSY-controlled write protection during critical updates. Use Value: Open-drain BUSY outputs interface directly to discrete pull-ups certified for airborne environments; -40°C to +85°C range covers full aircraft operational envelope.	Use Scenario: Redundant CPU modules in a safety-rated PLC maintain synchronized state via mirrored memory regions. IC Role / Device Role / Timing Role: 7130SA35J functions as MASTER in a master/slave pair (with 7140), enabling seamless 16-bit data path expansion without glue logic. Use Value: On-chip arbitration prevents data corruption during failover events, and 25 mA ISB1 current supports energy-efficient standby modes between scan cycles.

Real-Time Digital Signal Processing

Multiprocessor Communication Buffer

Use Scenario: Two DSPs share coefficient tables and intermediate results in a radar beamforming engine.

IC Role / Device Role / Timing Role: 7130SA35J acts as MASTER dual-port RAM, synchronizing data exchange via BUSY-flagged arbitration and INT-driven notification.

Use Value: 35 ns access enables sub-microsecond inter-processor handshaking, sustaining >28 MB/s aggregate bandwidth across both ports.

Use Scenario: An ARM Cortex-M7 MCU and an FPGA coordinate sensor fusion in an autonomous vehicle ECU.

IC Role / Device Role / Timing Role: 7130SA35J serves as a lock-free shared memory buffer, using INTL/INTR to signal data readiness without software mutexes.

Use Value: Eliminates polling overhead and guarantees deterministic response under worst-case 35 ns timing, meeting ASIL-B timing constraints.

Avionics Data Acquisition System

Industrial PLC Dual-CPU Architecture

Use Scenario: Flight control computer and health monitoring unit exchange telemetry and command logs in a DO-254-certified system.

IC Role / Device Role / Timing Role: 7130SA35J provides radiation-tolerant (ceramic FP48) shared memory with BUSY-controlled write protection during critical updates.

Use Value: Open-drain BUSY outputs interface directly to discrete pull-ups certified for airborne environments; -40°C to +85°C range covers full aircraft operational envelope.

Use Scenario: Redundant CPU modules in a safety-rated PLC maintain synchronized state via mirrored memory regions.

IC Role / Device Role / Timing Role: 7130SA35J functions as MASTER in a master/slave pair (with 7140), enabling seamless 16-bit data path expansion without glue logic.

Use Value: On-chip arbitration prevents data corruption during failover events, and 25 mA ISB1 current supports energy-efficient standby modes between scan cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-port SRAM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CY7C131-35JC	35 ns access, 1K × 8, but lacks on-chip arbitration logic and BUSY/INT flags; requires external logic for contention resolution.	Suitable only in systems where software-managed mutual exclusion is acceptable; not drop-in for hardware-arbitrated designs.	Select only if arbitration is handled in firmware or external CPLD, and interrupt signaling is implemented separately.
IDT7140SA35J	Same speed and pinout, but SLAVE-only: BUSY pins are inputs (not outputs), no arbitration logic, and cannot operate standalone as MASTER.	Must be used with 7130SA35J in MASTER/SLAVE pairs for >8-bit data paths; cannot replace 7130SA35J in standalone or arbitration-critical roles.	Use exclusively as companion SLAVE to expand data bus width-never as direct functional substitute for 7130SA35J.

Compared with CY7C131-35JC and IDT7140SA35J, the 7130SA35J uniquely integrates arbitration and interrupt signaling in a MASTER-configured dual-port SRAM, enabling hardware-synchronized multiprocessing without external components-critical for deterministic real-time systems.

Availability

7130SA35J is available at Aetrix Electronics and suitable for real-time digital signal processing, multiprocessor communication buffers, avionics data acquisition systems, and industrial PLC dual-CPU architectures requiring stable component supply across extended product lifecycles.

Supply support for 7130SA35J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

IDT (Integrated Device Technology) is a fabless semiconductor company specializing in timing, memory interface, RF, and high-performance silicon solutions for communications, computing, and industrial markets.

The IDT7130 product line delivers high-speed dual-port SRAMs optimized for deterministic inter-processor communication in safety-critical and real-time embedded systems-designed specifically for hardware-arbitrated multiprocessing without external logic.

FAQ

What is the maximum operating temperature range for the 7130SA35J?

The 7130SA35J is rated for industrial temperature operation from –40°C to +85°C. This range is validated across all AC and DC specifications-including 35 ns access time, 110 mA dynamic current, and BUSY/INT timing-and applies to both FP48 and LC48 package variants. It does not support military (–55°C to +125°C) or commercial (0°C to +70°C) grades.

Does the 7130SA35J support battery backup data retention?

No, the 7130SA35J does not support battery backup data retention. That feature is exclusive to the LA variant (e.g., 7130LA35J), which specifies 2.0 V minimum VDR and 100–4000 µA ICCDR under data retention conditions. The SA suffix denotes standard power operation only, with no guaranteed retention below 4.5 V.

How does BUSY arbitration work on the 7130SA35J?

On the 7130SA35J, BUSY arbitration activates when matching addresses appear on both ports simultaneously. BUSYL and BUSYR are open-drain outputs that go LOW to inhibit writes on the contending port. External 4.7 kΩ pull-up resistors are mandatory. The arbitration priority is determined by which port meets tAPS (5 ns setup), and both BUSY outputs cannot be LOW concurrently.

Can the 7130SA35J be used as a standalone memory without a 7140 SLAVE device?

Yes, the 7130SA35J functions fully as a standalone 8-bit dual-port SRAM. Its MASTER designation refers to its ability to control arbitration and initiate interrupts-not dependency on a SLAVE. The 7140 is optional and used only when expanding to 16-bit or wider data paths; no external logic is needed for basic dual-port operation.

What are the voltage thresholds for TTL-compatible inputs on the 7130SA35J?

The 7130SA35J specifies VIH(min) = 2.2 V and VIL(max) = 0.8 V for all control and address inputs (CEL, OEL, R/WL, A0L–A9L, etc.), compliant with standard TTL logic families. Input leakage is ≤10 µA at VCC = 5.5 V, ensuring reliable interfacing with 5 V microcontrollers, FPGAs, and discrete logic without level shifters.

7130SA35J Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 52-LCC (J-Lead)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Volatile

Memory Format:: SRAM

Technology:: SRAM - Dual Port, Asynchronous

Memory Size:: 8Kbit

Memory Organization:: 1K x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 35ns

Access Time:: 35 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 52-PLCC (19.13x19.13)

7130SA35J FAQ

1.How can I place an order for 7130SA35J through Aetrix?

Please submit a Request for Quotation (RFQ) for 7130SA35J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 7130SA35J reliable?

The price and inventory of 7130SA35J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 7130SA35J is usually 5 days.

3.What payment methods are accepted for 7130SA35J?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 7130SA35J transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 7130SA35J?

7130SA35J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 7130SA35J order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 7130SA35J?

For technical support, including 7130SA35J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 7130SA35J requirements.

6.How does Aetrix verify that 7130SA35J is sourced from the original manufacturer or authorized distributors?

All 7130SA35J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 7130SA35J meets industry standards.

7.What is the process for return or replacement of 7130SA35J?

All 7130SA35J units undergo pre-shipment inspection (PSI). If there is an issue with 7130SA35J, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 7130SA35J part is unused and in its original packaging.

Return procedure for 7130SA35J:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…