My Inquiry
My Account
Renesas 7133LA90JI8
- Part No.:
- 7133LA90JI8
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 68-LCC (J-Lead)
- Datasheet:
-
7133LA90JI8.pdf
- Description:
- IC SRAM 32KBIT PARALLEL 68PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
7133LA90JI8 from IDT (Integrated Device Technology) is a high-speed 2K × 16-bit dual-port static RAM configured as a MASTER device with on-chip arbitration logic, 90 ns maximum read cycle time, 2V data retention capability, and industrial temperature range (–40°C to +85°C). It enables simultaneous asynchronous access from two independent ports in real-time embedded systems requiring deterministic memory arbitration - such as digital signal processors interfacing with host microcontrollers.
For engineers reviewing the 7133LA90JI8 datasheet, 7133LA90JI8 pinout, 7133LA90JI8 application, or 7133LA90JI8 equivalent, this page delivers verified timing parameters, byte-selectable write control per port, BUSY flag behavior, low-power standby current (1 µA typ.), and package-specific pin validation for the 68-pin PLCC variant.
Technical Context
The 7133LA90JI8 implements fully asynchronous dual-port operation with separate address, control, and I/O buses for left and right ports. Its on-chip arbitration logic resolves contention when both ports access the same memory location, asserting open-drain BUSYL/BUSYR outputs that require external pull-up resistors.
It supports TTL-compatible signaling on a single 5.0 V ±10% supply, features separate upper/lower byte write enables (R/WLUB/R/WLLB and R/WRUB/R/WRLB), and enters battery backup mode at VCC = 2.0 V with typical data retention current of 100 µA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Organization | 2K × 16-bit (32,768 bits), dual-port SRAM with independent left/right access paths |
| Max Read Cycle Time | 90 ns - defines minimum time between successive read operations on same port |
| Standby Current (ISB3) | 0.2 mA typ. - ultra-low power consumption when both ports fully disabled via CMOS-level CE inputs |
| Data Retention Voltage | 2.0 V - enables battery-backed operation without full VCC, preserving contents during main power loss |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments with no derating required |
| Supply Voltage | 4.5 V to 5.5 V - single-rail TTL-compatible interface simplifies power design |
| Input Leakage Current | 5 µA max. - ensures reliable logic-level recognition under worst-case voltage and temperature |
Pinout & Package
7133LA90JI8 is packaged in a 68-pin Plastic Leaded Chip Carrier (PLCC), with dual VCC and GND pins requiring connection to ensure stable operation. Pin 1 is marked by a corner notch; top-view orientation follows standard PLCC convention.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0L–A10L | Left Port Address Inputs | 11-bit address bus selecting one of 2K locations for left-side access |
| A0R–A10R | Right Port Address Inputs | Independent 11-bit address bus for right-side access |
| I/O0L–I/O15L | Left Port Bidirectional Data | 16-bit data path; direction controlled by R/WLUB/R/WLLB and OEL |
| I/O0R–I/O15R | Right Port Bidirectional Data | 16-bit data path; direction controlled by R/WRUB/R/WRLB and OER |
| CEL / CER | Chip Enable (Left/Right) | Active-low enables respective port; controls power-down state and arbitration participation |
| R/WLUB / R/WLLB | Left Upper/Lower Byte Write Enable | Independent byte-level write control - enables partial writes without masking logic |
| R/WRUB / R/WRLB | Right Upper/Lower Byte Write Enable | Same per-byte granularity on right port for mixed-width data transfers |
| OEL / OER | Output Enable (Left/Right) | Active-low enables output drivers; high-Z when deasserted to prevent bus contention |
| BUSYL / BUSYR | Busy Flag (Open-Drain Output) | Indicates port-to-port address contention; requires external pull-up for logic-high assertion |
Key Features
| Feature | Design Value |
|---|---|
| On-chip arbitration logic | Resolves simultaneous same-address access deterministically - eliminates need for external priority encoder or glue logic |
| Separate byte write enables per port | Enables 8-bit updates within 16-bit word without read-modify-write cycles or external byte masking |
| 2V data retention mode | Preserves memory contents during brown-out or battery-backup scenarios with <100 µA typical current draw |
| Master/Slave expansion support | Enables seamless 32-bit+ bus width scaling using IDT7143 SLAVE devices without added arbitration circuitry |
| Industrial temperature qualification | Guaranteed operation across –40°C to +85°C with no parameter derating - suitable for harsh-environment control systems |
Applications
| Digital Signal Processing Interface | Real-Time Control System Memory |
|---|---|
Use Scenario: DSP core reads processed data while host MCU writes new coefficients or configuration parameters into shared memory. IC Role / Device Role / Timing Role: 7133LA90JI8 serves as deterministic, contention-managed dual-port buffer enabling lock-free inter-processor communication. Use Value: 90 ns access time and hardware BUSY arbitration eliminate software synchronization overhead and guarantee bounded latency for time-critical tasks. |
Use Scenario: PLC controller executes cyclic scan while HMI updates status registers and alarm flags in shared memory space. IC Role / Device Role / Timing Role: 7133LA90JI8 acts as non-blocking shared RAM with independent left/right ports mapped to CPU and peripheral subsystems. Use Value: Industrial temperature rating and 2V data retention ensure reliable operation during ambient fluctuations and power interruptions. |
| Communications Protocol Bridge | Test Equipment Data Capture Buffer |
Use Scenario: UART-to-Ethernet gateway buffers packet payloads between serial and network stacks running on separate processors. IC Role / Device Role / Timing Role: 7133LA90JI8 functions as synchronized FIFO replacement with byte-selectable writes for variable-length frame handling. Use Value: Separate upper/lower byte write enables allow efficient packing of 8-bit UART data into 16-bit memory words without alignment penalties. |
Use Scenario: Oscilloscope captures high-speed analog samples into memory while display processor renders waveforms and measurements. IC Role / Device Role / Timing Role: 7133LA90JI8 provides parallel access path for acquisition engine (left port) and rendering engine (right port). Use Value: Asynchronous dual-port architecture prevents capture stalls during display refresh, maintaining maximum sampling throughput. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-port SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CY7C133-90JC | 90 ns access, 2K × 16, but lacks on-chip arbitration logic and BUSY signaling; requires external logic for contention resolution | Suitable only where software-managed access or external arbitration is acceptable | Select when cost sensitivity outweighs need for hardware arbitration and deterministic timing |
| IDT7143LA90JI8 | Identical speed, package, and retention specs, but SLAVE-only role: BUSY pins are inputs only; no internal arbitration logic | Used exclusively in MASTER/SLAVE width-expansion configurations with 7133LA90JI8 as master | Choose only as companion device in multi-chip 32-bit+ systems; not standalone replacement |
Compared with CY7C133-90JC, the 7133LA90JI8 delivers deterministic contention resolution without external components; compared with IDT7143LA90JI8, it provides autonomous arbitration and BUSY output capability essential for single-chip dual-processor interfaces.
Availability
7133LA90JI8 is available at Aetrix Electronics and suitable for digital signal processing interfaces, real-time control system memory, and communications protocol bridges requiring stable component supply across extended industrial temperature ranges and long production lifecycles.
Supply support for 7133LA90JI8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
IDT (Integrated Device Technology) is a fabless semiconductor company specializing in high-performance timing, memory, and interface solutions, now part of Renesas Electronics since 2019.
The IDT7133/7143 family was designed specifically for deterministic, low-latency inter-processor communication in embedded systems requiring hardware-arbitrated dual-port memory - targeting telecom infrastructure, industrial automation, and test equipment.
FAQ
What is the function of the BUSY pins on the 7133LA90JI8?
The BUSYL and BUSYR pins on the 7133LA90JI8 are open-drain outputs indicating port-to-port address contention. When both ports attempt to access the same memory location simultaneously, the on-chip arbitration logic asserts BUSY to stall the lower-priority port. Because they are open-drain, external pull-up resistors must be used to establish valid logic-high levels. This behavior is intrinsic to the MASTER functionality of the 7133LA90JI8 and differs from the SLAVE-only IDT7143 series.
Does the 7133LA90JI8 support true simultaneous read/write operations across ports?
Yes - the 7133LA90JI8 supports fully asynchronous, independent read and write operations on left and right ports. A read on one port and a write on the other can occur concurrently unless they target the same address, in which case the BUSY logic intervenes. The device guarantees deterministic resolution without data corruption, and timing parameters like tWDD and tDDD quantify the delay between write initiation on one port and valid read data on the other.
What is the significance of "LA" in the 7133LA90JI8 part number?
The "LA" suffix in 7133LA90JI8 denotes the Low-Power Active version of the IDT7133 dual-port SRAM. Compared to the SA (Standard Active) variant, the LA version reduces active power consumption to 1050 mW typical and cuts standby current to 1 µA typical - critical for battery-backed or thermally constrained applications. It also enables guaranteed 2V data retention, a feature not supported by the SA variant.
Can the 7133LA90JI8 operate with only one port enabled?
Yes - the 7133LA90JI8 allows independent enable/disable control of each port via CEL and CER. When one port is disabled (CE = VIH), its I/O pins enter high-impedance state and its internal circuitry transitions to low-power standby. DC electrical tables specify distinct ISB2 (one-port active) and ISB1 (both ports standby) currents, confirming validated operation in asymmetric usage modes common in host-peripheral memory sharing.
Is the 7133LA90JI8 pin-compatible with other members of the IDT7133/7143 family?
Yes - all IDT7133/7143 devices, including 7133LA90JI8, share identical pinouts across speed grades and SA/LA variants. This allows direct substitution within the same package (e.g., 68-pin PLCC) without PCB changes. However, functional differences exist: only the 7133-series parts include on-chip arbitration and BUSY output logic; 7143 devices are SLAVE-only with BUSY as input-only pins.
7133LA90JI8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 68-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Volatile
- Memory Format:
- SRAM
- Technology:
- SRAM - Dual Port, Asynchronous
- Memory Size:
- 32Kbit
- Memory Organization:
- 2K x 16
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 90ns
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 68-PLCC (24.21x24.21)
7133LA90JI8 FAQ
1.How can I place an order for 7133LA90JI8 through Aetrix?
Please submit a Request for Quotation (RFQ) for 7133LA90JI8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 7133LA90JI8 reliable?
The price and inventory of 7133LA90JI8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 7133LA90JI8 is usually 5 days.
3.What payment methods are accepted for 7133LA90JI8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 7133LA90JI8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 7133LA90JI8?
7133LA90JI8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 7133LA90JI8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 7133LA90JI8?
For technical support, including 7133LA90JI8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 7133LA90JI8 requirements.
6.How does Aetrix verify that 7133LA90JI8 is sourced from the original manufacturer or authorized distributors?
All 7133LA90JI8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 7133LA90JI8 meets industry standards.
7.What is the process for return or replacement of 7133LA90JI8?
All 7133LA90JI8 units undergo pre-shipment inspection (PSI). If there is an issue with 7133LA90JI8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 7133LA90JI8 part is unused and in its original packaging.
Return procedure for 7133LA90JI8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
7133LA90JI8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
