My Inquiry
My Account
Renesas 7133SA20J
- Part No.:
- 7133SA20J
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 68-LCC (J-Lead)
- Datasheet:
-
7133SA20J.pdf
- Description:
- IC SRAM 32KBIT PARALLEL 68PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:2,031
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
7133SA20J from IDT is a high-speed 2K × 16 dual-port static RAM with master arbitration logic, 20 ns max read cycle time (commercial grade), TTL-compatible 5 V ±10% operation, and open-drain BUSY output requiring pull-up resistor - used in real-time multiprocessing systems requiring concurrent CPU and DMA access to shared memory.
For engineers reviewing the 7133SA20J datasheet, 7133SA20J pinout, 7133SA20J application, or 7133SA20J equivalent, this page delivers verified timing parameters, byte-select write control, on-chip port arbitration behavior, battery backup capability (2 V data retention), and exact package mapping for 68-pin PLCC.
Technical Context
The 7133SA20J implements fully asynchronous dual-port architecture with independent left/right address, control, and I/O buses. It integrates on-chip arbitration logic exclusive to MASTER devices (IDT7133 series), enabling deterministic resolution of simultaneous accesses to identical memory locations via BUSY flag signaling.
It supports separate upper- and lower-byte write enables (R/WLUB/R/WLLB and R/WRUB/R/WRLB), TTL-level input thresholds (VIH = 2.2 V min, VIL = 0.8 V max), and automatic power-down via chip enable (CE) - delivering 25 mA typical standby current (ISB1) under TTL-level inputs at fMAX.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2K × 16 bits (32,768-bit total, organized as 2048 words × 16-bit wide) |
| Max Read Cycle Time | 20 ns (commercial temperature range, guarantees full-speed interface with 50 MHz bus clocks) |
| Supply Voltage | 5.0 V ±10% (4.5–5.5 V), single-rail operation compatible with legacy TTL systems |
| Active Current (Typ.) | 250 mA (both ports active, f = fMAX), defining thermal and PCB layout requirements |
| Data Retention | 2 V minimum VCC (LA variant only; SA variant not rated for battery backup) |
| Operating Temp | 0°C to +70°C (commercial grade), validated across full voltage and timing margins |
| Package | 68-pin PLCC (PLG68), body size ≈ 0.95″ × 0.95″ × 0.17″, lead-free option available |
Pinout & Package
7133SA20J is packaged in a 68-pin Plastic Leaded Chip Carrier (PLCC, code PLG68), with dual-row gull-wing leads, surface-mount compatible, and requires both VCC pins (pins 17 & 51) and both GND pins (pins 34 & 68) to be connected for reliable operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0L–A10L / A0R–A10R | Address Inputs (Left/Right Port) | 11-bit address per port, supporting full 2K-word addressing independently |
| I/O0L–I/O15L / I/O0R–I/O15R | Bidirectional Data Bus (Left/Right) | 16-bit parallel data path per port; high-impedance when CE or OE inactive |
| CEL / CER | Chip Enable (Left/Right) | Active-low enables port access; controls power-down mode when HIGH |
| R/WLUB / R/WRUB | Upper-Byte Write Enable (Left/Right) | Asserts write to I/O8–I/O15 only; enables byte-granular memory updates |
| R/WLLB / R/WRLB | Lower-Byte Write Enable (Left/Right) | Asserts write to I/O0–I/O7 only; eliminates need for external byte masking logic |
| OEL / OER | Output Enable (Left/Right) | Active-low enables data output drivers; decouples read timing from CE |
| BUSYL / BUSYR | Busy Flag (Left/Right) | BUSYL is open-drain output (requires pull-up); BUSYR is input-only on SLAVE - confirms MASTER arbitration role |
Key Features
| Feature | Design Value |
|---|---|
| On-chip port arbitration logic | Resolves simultaneous same-address access deterministically using BUSY flag - eliminates need for external arbitration circuitry |
| Separate upper/lower byte write control | Enables atomic 8-bit writes without disturbing adjacent bytes - critical for multi-CPU register-mapped I/O |
| Asynchronous dual-port operation | Permits independent, non-synchronized reads/writes from either port - supports real-time interrupt servicing and DMA coexistence |
| Open-drain BUSY output with pull-up requirement | Allows wired-OR of multiple BUSY signals for system-level contention detection - used as hardware interrupt source |
| Master/Slave expandability | One 7133SA20J MASTER + multiple 7143SLAVE devices scale data width to 32+ bits without "busy lock-out" - validated in width-expansion topologies |
Applications
| Telecom Line Card Buffering | Industrial PLC Dual-Processor Interface |
|---|---|
|
Use Scenario: Two independent processors (control + signal processing) share configuration and status data in real time. IC Role / Device Role / Timing Role: 7133SA20J acts as MASTER dual-port RAM, arbitrating concurrent access to shared register space with deterministic BUSY signaling. Use Value: Eliminates software semaphores and polling overhead; 20 ns access ensures sub-microsecond inter-processor communication latency. |
Use Scenario: PLC main CPU and motion controller exchange motion profiles and encoder feedback synchronously. IC Role / Device Role / Timing Role: 7133SA20J provides byte-selectable write paths for independent update of command vs. status fields without bus contention. Use Value: Prevents race conditions during high-frequency I/O updates; separate R/WLUB/R/WLLB enables atomic parameter writes. |
| Military Avionics Shared Memory | Test Equipment Pattern Generator |
|
Use Scenario: Flight computer and health-monitoring unit access shared telemetry buffers in MIL-STD-1553B subsystems. IC Role / Device Role / Timing Role: 7133SA20J operates in commercial-grade 7133SA20J variant with extended reliability screening per QML requirements. Use Value: On-chip arbitration replaces discrete logic, reducing SWaP-C; 5 V TTL compatibility ensures drop-in replacement in legacy avionics designs. |
Use Scenario: Pattern generator FPGA loads stimulus vectors while host PC uploads new test sequences concurrently. IC Role / Device Role / Timing Role: 7133SA20J serves as high-speed buffer between FPGA (left port) and USB-to-parallel bridge (right port). Use Value: 20 ns read cycle supports >40 MHz pattern rates; CE-controlled power-down reduces dynamic power during idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-port SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Cypress CY7C136-25JC | 2K × 16, 25 ns access, no built-in arbitration logic; BUSY must be implemented externally | Requires additional logic for contention management; unsuitable for MASTER/SLAVE expansion | Select when arbitration is handled at system level and lowest-cost 25 ns solution is required |
| IDT7143SA20J | Pin-compatible SLAVE device; BUSY pin is input-only; no arbitration logic; identical timing and packaging | Used only in width-expanded systems with 7133SA20J MASTER; cannot operate stand-alone as arbitrator | Select only as companion SLAVE in 32-bit+ memory systems - never as direct functional replacement |
Compared with CY7C136-25JC, 7133SA20J integrates arbitration and eliminates external logic; compared with IDT7143SA20J, it provides MASTER functionality essential for standalone or width-expansion use - making it the sole choice for systems requiring deterministic hardware arbitration.
Availability
7133SA20J is available at Aetrix Electronics and suitable for telecom infrastructure, industrial automation, and defense electronics requiring stable component supply, long-lifecycle support, and MIL-qualified manufacturing traceability.
Supply support for 7133SA20J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
IDT (Integrated Device Technology) is a fabless semiconductor company specializing in timing, memory interface, RF, and sensor solutions, acquired by Renesas in 2019.
The IDT7133 family was designed for real-time multiprocessing systems requiring deterministic, low-latency shared memory access - targeting telecom, military, and industrial control applications where hardware arbitration is mandatory.
FAQ
What is the function of the BUSY pin on the 7133SA20J?
The BUSY pin on the 7133SA20J is an open-drain output that signals port contention when both left and right ports attempt simultaneous access to the same memory location. It requires an external pull-up resistor and is used to stall the contending port until the winning access completes. This hardware arbitration eliminates software-based locking mechanisms and ensures deterministic behavior in real-time systems using the 7133SA20J.
Can the 7133SA20J operate with a 3.3 V supply?
No, the 7133SA20J is specified exclusively for 5.0 V ±10% (4.5–5.5 V) operation and is TTL-compatible. Its input thresholds (VIH = 2.2 V min, VIL = 0.8 V max) and internal logic levels are not guaranteed at 3.3 V. Using 3.3 V may result in undefined behavior, timing violations, or failure to meet the 20 ns read cycle specification. For 3.3 V dual-port SRAM, consider IDT71V256SA or similar LVDS/TTL-compatible variants.
Is the 7133SA20J pin-compatible with the IDT7143SA20J?
Yes, the 7133SA20J and IDT7143SA20J share identical pinouts and package footprints (68-pin PLCC), but they are functionally distinct: the 7133SA20J is the MASTER device with on-chip arbitration logic and open-drain BUSY output, while the 7143SA20J is the SLAVE device with BUSY as an input-only pin and no arbitration logic. They are designed to operate together in width-expanded systems, not as interchangeable replacements.
Does the 7133SA20J support battery backup data retention?
No - only the LA suffix variants (e.g., 7133LA20J) support 2 V data retention. The 7133SA20J is the standard-power version with active current of 250 mA (typ.) and standby current of 25 mA (typ.); it lacks the low-leakage design features required for reliable data retention below 4.5 V. For battery-backed operation, the LA variant must be selected and properly biased per the data retention waveform in the datasheet.
What is the significance of "SA" in the part number 7133SA20J?
The "SA" in 7133SA20J denotes the standard-power, commercial-grade variant: "S" indicates standard active power consumption (1150 mW typ. active, 5 mW typ. standby), and "A" specifies commercial temperature range (0°C to +70°C). It distinguishes the part from "LA" (low-power, battery-retention capable) and "S"/"L" military or industrial variants. The "20" indicates 20 ns maximum read cycle time.
7133SA20J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 68-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Volatile
- Memory Format:
- SRAM
- Technology:
- SRAM - Dual Port, Asynchronous
- Memory Size:
- 32Kbit
- Memory Organization:
- 2K x 16
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 20ns
- Access Time:
- 20 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 68-PLCC (24.21x24.21)
7133SA20J FAQ
1.How can I place an order for 7133SA20J through Aetrix?
Please submit a Request for Quotation (RFQ) for 7133SA20J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 7133SA20J reliable?
The price and inventory of 7133SA20J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 7133SA20J is usually 5 days.
3.What payment methods are accepted for 7133SA20J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 7133SA20J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 7133SA20J?
7133SA20J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 7133SA20J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 7133SA20J?
For technical support, including 7133SA20J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 7133SA20J requirements.
6.How does Aetrix verify that 7133SA20J is sourced from the original manufacturer or authorized distributors?
All 7133SA20J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 7133SA20J meets industry standards.
7.What is the process for return or replacement of 7133SA20J?
All 7133SA20J units undergo pre-shipment inspection (PSI). If there is an issue with 7133SA20J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 7133SA20J part is unused and in its original packaging.
Return procedure for 7133SA20J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
7133SA20J Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
