Analog Devices Inc./Maxim Integrated 73M1822-IM/F
- Part No.:
- 73M1822-IM/F
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- 42-VFQFN Exposed Pad
- Datasheet:
-
73M1822-IM/F.pdf
- Description:
- IC INTERFACE SPECIALIZED 42QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,542
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The 73M1822-IM/F from Teridian Semiconductor is a single-package silicon Data Access Arrangement (DAA) IC for PSTN-connected soft modems and voice applications. It integrates codec, line interface, isolation barrier control, and MAFE serial interface functions; supports V.92 (56 Kbps), 7.2–16 kHz configurable sampling, 3.3 V operation, and achieves 4–5 kV isolation using an external pulse transformer. It enables globally compliant low-cost modem designs in industrial temperature range (−40°C to +85°C).
For engineers reviewing the 73M1822-IM/F datasheet, 73M1822-IM/F pinout, 73M1822-IM/F application, or 73M1822-IM/F equivalent, key selection considerations include PSTN termination configurability, THD (−80 dB), 16-bit codec resolution, MAFE master/slave/daisy-chain interface support, and integrated billing tone rejection and polarity reversal detection.
Technical Context
The 73M1822-IM/F implements a fully integrated analog front end with digital signal processing for PSTN line-side interfacing. It features a programmable DC termination circuit supporting global PTT standards (FCC, ETSI ES 203 021-2, JATE), configurable AC impedance matching, and on-chip ring detection, hook switch control, and parallel pickup sensing.
Its MAFE serial interface operates in master, slave, or daisy-chain mode with frame-synchronized data transfer; clock management includes PLL-based sample rate synthesis from 9–40 MHz reference clocks or 9–27 MHz crystals. The device uses an external pulse transformer for galvanic isolation and barrier power delivery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Sample Rate Range | 7.2 kHz to 16 kHz - enables V.90/V.92 soft modem implementations and flexible DSP-based audio processing. |
| Isolation Rating | 4–5 kV - achieved via external pulse transformer; defines safety margin for PSTN line-side surge protection. |
| THD | −80 dB - ensures high-fidelity analog signal integrity in transmit/receive paths for voice and data modulation. |
| Codec Resolution | 16-bit - provides sufficient dynamic range for full-scale 0 dBm transmit/receive signals per ITU-T V-series standards. |
| Operating Voltage | 3.3 V ±10% - compatible with standard low-voltage digital subsystems and reduces power supply complexity. |
| Temperature Range | −40°C to +85°C - supports deployment in industrial telemetry, point-of-sale, and medical equipment environments. |
| Line Current Min | 8 mA - meets minimum loop current requirements for reliable off-hook detection and regulatory DC mask compliance. |
Pinout & Package
The 73M1822-IM/F is housed in an 8×8 mm, 42-pin QFN package with exposed thermal pad (RoHS-compliant, lead-free). Pinout is defined in datasheet Figure 6 and Table 5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog Power Supply | 3.3 V analog domain supply; requires local decoupling for noise-sensitive analog signal paths. |
| VDDD | Digital Power Supply | 3.3 V digital core supply; separate from VDDA to minimize digital switching noise coupling into analog circuits. |
| XTAL1/XTAL2 | Clock Input/Output | Connects to 9–27 MHz crystal; internal oscillator supports precise timing for sample rate generation and MAFE synchronization. |
| SCLK, FS, SDATA | MAFE Serial Interface | Frame-synchronized 3-wire interface for bidirectional audio/data exchange with host DSP or microcontroller. |
| TIP, RING | PSTN Line Interface | Differential analog terminals connecting directly to external pulse transformer secondary; carry full PSTN line signaling. |
| GPIO[3:0] | General-Purpose I/O | Configurable digital I/O pins for status reporting (e.g., ring detect), control (e.g., hook switch), or system integration. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable PSTN Termination | Supports region-specific DC/AC impedance profiles (e.g., ETSI, FCC, JATE) via register-controlled settings without hardware changes. |
| Integrated Billing Tone Filter | On-chip notch filter rejects 440 Hz/480 Hz tones per ANSI T1.413 and ETSI EN 300 326, eliminating need for external analog filters. |
| Polarity Reversal Detection | Hardware-accelerated on-chip detection enables automatic identification of tip/ring swap for correct line-state interpretation. |
| Call Progress Monitor | Dedicated analog block detects dial tone, busy signal, and reorder tone frequencies (425 Hz, 480/620 Hz, 400/450 Hz) with programmable thresholds. |
| Barrier-Powered Operation | Allows power delivery across isolation barrier via transformer windings, enabling line-powered operation in weak-loop-current scenarios. |
Applications
| V.92 Modems | Fax/Multifunction Peripherals (MFP) |
|---|---|
Use Scenario: Embedded dial-up modem in industrial gateway or legacy network adapter requiring global PSTN compliance. IC Role / Device Role / Timing Role: Full analog front end and DAA controller handling line interface, codec, isolation, and MAFE communication with host processor. Use Value: Reduces BOM count by integrating all DAA functions into one IC while supporting 56 Kbps V.92 and international regulatory masks. | Use Scenario: Fax transmission/reception in office multifunction printers with PSTN connectivity. IC Role / Device Role / Timing Role: PSTN line interface and audio signal conditioning IC with integrated ring detection and hook switch control. Use Value: Enables reliable fax handshaking and error-free document transmission via precise DC termination and THD < −80 dB performance. |
| Point of Sale Terminals | Voicemail Systems |
Use Scenario: Credit card authorization over PSTN in retail POS systems operating in diverse global regions. IC Role / Device Role / Timing Role: Globally compliant DAA providing regulated loop current, caller ID decoding, and line-in-use detection. Use Value: Ensures transaction reliability under varying loop conditions and meets regional PTT requirements without redesign. | Use Scenario: Analog voicemail recorder in telecom infrastructure or small business PBX systems. IC Role / Device Role / Timing Role: Audio capture and playback interface with billing tone rejection and call progress monitoring. Use Value: Prevents false hang-up detection during billing tone playback and supports clear voice recording at 16-bit resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DAA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si3050-C-FM | Single-chip DAA with integrated transformer driver; supports 8–16 kHz sampling but lacks barrier-powered operation and GPIO flexibility. | Targeted at cost-sensitive consumer modems; less suited for industrial weak-loop-current environments. | Prefer 73M1822-IM/F when barrier power delivery, polarity reversal detection, or configurable AC termination are required. |
| CS553x Series (e.g., CS5532-ASZ) | Delta-sigma ADC/DAC with programmable gain; no integrated DAA functions, PSTN interface, or MAFE protocol - requires external line interface components. | Used in custom-designed analog front ends where full DAA integration is not needed. | Select 73M1822-IM/F when complete, certified DAA functionality - including regulatory compliance and isolation control - is mandatory. |
Compared with Si3050-C-FM and CS5532-ASZ, the 73M1822-IM/F uniquely combines certified global DAA compliance, barrier-powered operation, and MAFE interface in a single package - reducing design risk, certification effort, and component count for PSTN-connected embedded systems.
Availability
The 73M1822-IM/F is available at Aetrix Electronics and suitable for V.92 modems, fax/MFP devices, and point-of-sale terminals requiring stable component supply, long-term lifecycle support, and industrial temperature operation.
Supply support for 73M1822-IM/F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Teridian Semiconductor was a fabless analog/mixed-signal IC company specializing in highly integrated communications and energy measurement solutions before its acquisition by Maxim Integrated in 2011.
The 73M1822-IM/F belongs to Teridian's MicroDAA™ family, designed specifically to replace discrete DAA implementations with a single-chip, globally compliant solution for soft modems and voice-enabled embedded systems.
FAQ
What is the primary function of the 73M1822-IM/F in a modem system?
The 73M1822-IM/F serves as a complete silicon Data Access Arrangement (DAA), integrating PSTN line interface, 16-bit codec, isolation barrier control, and MAFE serial interface. It replaces traditional discrete DAA circuits and enables globally compliant soft modem designs up to V.92 (56 Kbps) without external analog front-end components. The 73M1822-IM/F handles all critical line-side functions including DC termination, ring detection, polarity reversal sensing, and billing tone rejection.
Does the 73M1822-IM/F require an external pulse transformer, and why?
Yes, the 73M1822-IM/F requires an external pulse transformer to achieve galvanic isolation between the PSTN line and system ground. This transformer provides 4–5 kV isolation per datasheet specification and enables barrier-powered operation - delivering power across the isolation boundary to sustain functionality under weak loop current conditions. The 73M1822-IM/F drives the transformer secondary directly via its TIP and RING pins.
What sample rates does the 73M1822-IM/F support, and how are they configured?
The 73M1822-IM/F supports configurable sample rates from 7.2 kHz to 16 kHz, covering V.90/V.92, G.711, and other voice/data standards. Sample rate is set via internal PLL registers using either a 9–40 MHz reference clock or a 9–27 MHz crystal oscillator. Configuration is performed through the MAFE interface using documented clock generation register settings (e.g., Tables 32–36 in DS_1x22_001), allowing runtime adaptation to host processor requirements.
How does the 73M1822-IM/F handle global regulatory compliance for PSTN connections?
The 73M1822-IM/F achieves global compliance (FCC Part 68, ETSI ES 203 021-2, JATE, NET4) through programmable DC and AC termination profiles stored in on-chip registers. These settings configure loop current regulation, impedance matching, and hybrid cancellation to meet region-specific PTT requirements without hardware modification. The 73M1822-IM/F also integrates detectors for over-voltage, under-voltage, and over-current events to ensure fail-safe line behavior.
Can the 73M1822-IM/F operate in daisy-chain configurations with other devices?
Yes, the 73M1822-IM/F supports daisy-chain operation via its MAFE serial interface. In this mode, multiple 73M1822-IM/F or compatible devices (e.g., 73M1922 variants) share a single SCLK and FS line while using individual SDATA lines, enabling multi-line or multi-channel PSTN interface designs. Timing diagrams and register configuration for daisy chaining are specified in Sections 8.6 and 8.7 of the datasheet, and the 73M1822-IM/F must be assigned a unique device address in the chain.
73M1822-IM/F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroDAA™
- Package/Case:
- 42-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Fax, Modems, Pagers
- Interface:
- Serial
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 42-QFN (8x8)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
73M1822-IM/F FAQ
1.How can I place an order for 73M1822-IM/F through Aetrix?
Please submit a Request for Quotation (RFQ) for 73M1822-IM/F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 73M1822-IM/F reliable?
The price and inventory of 73M1822-IM/F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 73M1822-IM/F is usually 5 days.
3.What payment methods are accepted for 73M1822-IM/F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 73M1822-IM/F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 73M1822-IM/F?
73M1822-IM/F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 73M1822-IM/F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 73M1822-IM/F?
For technical support, including 73M1822-IM/F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 73M1822-IM/F requirements.
6.How does Aetrix verify that 73M1822-IM/F is sourced from the original manufacturer or authorized distributors?
All 73M1822-IM/F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 73M1822-IM/F meets industry standards.
7.What is the process for return or replacement of 73M1822-IM/F?
All 73M1822-IM/F units undergo pre-shipment inspection (PSI). If there is an issue with 73M1822-IM/F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 73M1822-IM/F part is unused and in its original packaging.
Return procedure for 73M1822-IM/F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
73M1822-IM/F Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

