Analog Devices Inc./Maxim Integrated 73M1906B-IVT/F
- Part No.:
- 73M1906B-IVT/F
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Telecom
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
73M1906B-IVT/F.pdf
- Description:
- IC TELECOM INTERFACE 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,064
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
73M1906B-IVT/F from Teridian Semiconductor is a host-side digital interface IC for MicroDAA™ voice-over-IP systems, implementing PCM highway and SPI control for FXO line interfacing. It operates at 3.0–3.6 V, supports 8 kHz/16 kHz sampling, delivers ±6 dB analog gain adjustment, and features ITU-T G.711 µ-law/A-law companding - enabling PSTN connectivity in VoIP gateways and PBX systems.
For engineers reviewing the 73M1906B-IVT/F datasheet, 73M1906B-IVT/F pinout, 73M1906B-IVT/F application, or 73M1906B-IVT/F equivalent, key selection criteria include PCM master/slave mode support, daisy-chain SPI capability (up to 16 devices), industrial temperature range (–40 °C to +85 °C), and compliance with FCC, ETSI ES 203 021-2, and JATE DAA standards.
Technical Context
The 73M1906B-IVT/F functions as the host-side controller in a split-line MicroDAA architecture, communicating digitally with the 73M1916 line-side device across an isolation barrier powered by a small pulse transformer. It handles all digital signal processing, gain control, and protocol management for the PCM highway interface.
It implements automatic clock rate detection on the PCM interface, supports both µ-law and A-law companding per ITU-T G.711, and provides programmable transmit/receive digital gain in 0.125 dB steps from –18 dB to +7.375 dB. Control is performed via a 4-wire SPI interface with daisy-chain support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 3.0 V to 3.6 V - ensures compatibility with standard 3.3 V logic domains and low-power system design. |
| Sampling Rates | 8 kHz and 16 kHz - enables narrowband telephony (G.711) and wideband codec interfacing. |
| Digital Gain Range | –18 dB to +7.375 dB in 0.125 dB steps - allows precise analog path calibration without external amplifiers. |
| Companding | ITU-T G.711 µ-law and A-law - guarantees interoperability with global PSTN infrastructure and legacy telephony equipment. |
| Temperature Range | –40 °C to +85 °C - supports deployment in uncontrolled industrial and telecom environments. |
| Isolation Rating | Up to 6 kV - meets safety requirements for direct PSTN connection without external isolation components. |
| I/O Tolerance | 5 V tolerant on selected pins - simplifies level-shifting in mixed-voltage system designs. |
Pinout & Package
73M1906B-IVT/F is available in a 20-pin TSSOP package (5.0 mm × 6.5 mm, 0.65 mm pitch) with exposed thermal pad. Pin assignments are defined per Table 1 of DS_1x66B_001 Rev. 1.6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Supply voltage input | 3.0–3.6 V main power rail for digital core and I/O drivers. |
| GND | Ground reference | Analog/digital common return; requires low-impedance connection to PCB ground plane. |
| PCM_CLK | PCM interface clock input/output | Configurable as master clock source or slave clock receiver for synchronous data transfer. |
| PCM_FS | PCM frame sync input/output | Indicates start of time slot; polarity and timing configurable for E1/T1 alignment. |
| PCM_DIN | PCM serial data input | Receives 8- or 16-bit PCM samples from host processor or upstream codec. |
| PCM_DOUT | PCM serial data output | Transmits processed PCM samples to downstream devices or DSP resources. |
| SPI_CS | SPI chip select input | Enables SPI communication; supports daisy-chained configuration with shared SCLK/MOSI/MISO. |
| SPI_SCLK | SPI serial clock input | Drives SPI transactions; supports up to 10 MHz operation per datasheet timing specs. |
| SPI_MOSI | SPI master-out-slave-in | Carries register write commands and configuration data from host controller. |
| SPI_MISO | SPI master-in-slave-out | Returns status bits, readback values, and interrupt flags to host microcontroller. |
| GPIO0–GPIO3 | General-purpose I/O | User-configurable for ring detect assertion, polarity reversal flag, or custom signaling. |
| RESET | Active-low reset input | Hardware-initiated initialization; asynchronous to internal clock domain. |
Key Features
| Feature | Design Value |
|---|---|
| PCM highway interface | Supports both master and slave modes with automatic clock rate detection - eliminates manual clock configuration during system boot. |
| SPI daisy-chain capability | Enables control of up to 16 73M1906B-IVT/F devices using a single 4-wire bus - reduces MCU GPIO count and PCB routing complexity. |
| ITU-T G.711 compliance | Hardware-accelerated µ-law and A-law companding - offloads CPU and ensures bit-exact PSTN interop without software codec overhead. |
| Programmable analog gain | +6 dB TX / +3 dB RX analog boost plus digital gain tuning - compensates for transformer insertion loss and line impedance mismatch. |
| Call progress monitoring | Dedicated hardware detector for dial tone, busy signal, and ringback - enables real-time call state awareness without audio analysis firmware. |
| Polarity reversal detection | Hardware-level sensing of tip/ring voltage inversion - essential for accurate caller ID Type II decoding and billing event triggering. |
Applications
| VoIP Gateway | PBX System |
|---|---|
|
Use Scenario: Residential or SMB VoIP gateway connecting SIP endpoints to analog PSTN lines. IC Role / Device Role / Timing Role: Host-side DAA controller managing PCM data flow, gain calibration, and line-event detection for FXO port. Use Value: Enables single-chip PSTN interface with integrated G.711 companding and 6 kV isolation - reducing BOM cost and certification effort. |
Use Scenario: Embedded IP-PBX supporting analog trunk lines for failover or legacy fax support. IC Role / Device Role / Timing Role: Digital interface hub between system DSP and 73M1916 line-side device, synchronizing PCM timing across multiple channels. Use Value: Supports 16-device SPI daisy chain - scales to multi-line systems without additional SPI peripherals or address decoding logic. |
| Emergency Services Terminal | Maintenance Access Unit |
|
Use Scenario: Dedicated emergency calling terminal requiring guaranteed PSTN access independent of IP network status. IC Role / Device Role / Timing Role: Primary DAA host controller ensuring uninterrupted line supervision, ring detection, and off-hook signaling. Use Value: Industrial temperature rating (–40 °C to +85 °C) and robust over-voltage/over-current protection - sustains operation in unconditioned utility cabinets. |
Use Scenario: Field-deployable maintenance unit used for remote PSTN line diagnostics and provisioning. IC Role / Device Role / Timing Role: Configurable DAA interface enabling loopback testing, gain sweep, and detector validation via SPI commands. Use Value: Hardware-based call progress monitor and billing tone rejection - validates line service quality without external test equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DAA host-interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si3217x (Silicon Labs) | Integrated line-side and host-side functionality in single chip; no split-architecture requirement. | Eliminates need for separate 73M1916 line-side device but lacks daisy-chain SPI scalability. | Select when minimizing component count is prioritized over multi-device control flexibility. |
| SLIC2000 (Microsemi) | Combines SLIC and DAA functions; requires external codec and lacks native PCM highway interface. | Needs external G.711 codec and separate timing management - increases system latency and integration effort. | Select only if existing design already uses Microsemi SLIC ecosystem and can accommodate added interface complexity. |
Compared with Si3217x and SLIC2000, the 73M1906B-IVT/F offers unique advantages in scalable multi-channel VoIP systems where host-side control separation, daisy-chain SPI, and hardware G.711 acceleration reduce firmware load and improve channel density per controller.
Availability
73M1906B-IVT/F is available at Aetrix Electronics and suitable for VoIP gateways, PBX systems, and emergency services terminals requiring stable component supply, long-term lifecycle support, and global regulatory compliance.
Supply support for 73M1906B-IVT/F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Teridian Semiconductor was a fabless IC designer specializing in highly integrated analog front-ends for voice and energy metering applications before its acquisition by Maxim Integrated in 2011.
The 73M1906B-IVT/F belongs to the MicroDAA™ family, engineered specifically to simplify PSTN interface design in VoIP equipment by integrating DAA control, PCM timing, and regulatory-compliant isolation into a single host-side IC.
FAQ
What is the primary function of the 73M1906B-IVT/F in a MicroDAA system?
The 73M1906B-IVT/F serves as the host-side digital controller in a split-line MicroDAA architecture, managing PCM data exchange, SPI configuration, gain control, and line-event detection for the 73M1916 line-side device. It does not drive the PSTN line directly but coordinates all digital signal processing and interface timing required for compliant FXO operation. The 73M1906B-IVT/F enables full DAA functionality while isolating high-voltage analog circuitry to the companion line-side IC.
Does the 73M1906B-IVT/F support both µ-law and A-law companding?
Yes, the 73M1906B-IVT/F implements hardware-based ITU-T G.711 µ-law and A-law companding, selectable via SPI register configuration. This ensures bit-exact compatibility with North American and European PSTN networks respectively, without requiring host processor intervention or software codec libraries. The 73M1906B-IVT/F performs companding inline during PCM sample conversion, maintaining low-latency voice paths.
Can multiple 73M1906B-IVT/F devices be controlled using a single SPI bus?
Yes, the 73M1906B-IVT/F supports daisy-chain SPI operation, allowing up to 16 devices to share one 4-wire SPI interface (SCLK, MOSI, MISO, CS). Each device forwards unaddressed commands down the chain while responding only to writes targeting its assigned address window. This capability significantly reduces MCU pin count and simplifies layout in multi-port VoIP systems using the 73M1906B-IVT/F.
What package options are available for the 73M1906B-IVT/F?
The 73M1906B-IVT/F is offered exclusively in a 20-pin TSSOP package (5.0 mm × 6.5 mm, 0.65 mm pitch) with exposed thermal pad, as confirmed in Table 1 of DS_1x66B_001 Rev. 1.6. Unlike other members of the 73M1x66B family, the 73M1906B-IVT/F does not have a QFN variant - the -IVT/F suffix denotes this specific TSSOP configuration with industrial temperature and lead-free compliance.
How does the 73M1906B-IVT/F handle clock synchronization with the PCM highway?
The 73M1906B-IVT/F features automatic clock rate detection on the PCM interface, identifying whether the incoming PCM_CLK signal corresponds to 8 kHz or 16 kHz sampling without host intervention. It dynamically configures internal decimation/interpolation filters and timing registers to maintain frame alignment and sample integrity. This eliminates manual clock setup and improves robustness in systems where PCM clock sources may vary across deployments.
73M1906B-IVT/F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Direct Access Arrangement (DAA)
- Interface:
- PCM
- Number of Circuits:
- 1
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
73M1906B-IVT/F FAQ
1.How can I place an order for 73M1906B-IVT/F through Aetrix?
Please submit a Request for Quotation (RFQ) for 73M1906B-IVT/F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 73M1906B-IVT/F reliable?
The price and inventory of 73M1906B-IVT/F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 73M1906B-IVT/F is usually 5 days.
3.What payment methods are accepted for 73M1906B-IVT/F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 73M1906B-IVT/F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 73M1906B-IVT/F?
73M1906B-IVT/F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 73M1906B-IVT/F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 73M1906B-IVT/F?
For technical support, including 73M1906B-IVT/F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 73M1906B-IVT/F requirements.
6.How does Aetrix verify that 73M1906B-IVT/F is sourced from the original manufacturer or authorized distributors?
All 73M1906B-IVT/F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 73M1906B-IVT/F meets industry standards.
7.What is the process for return or replacement of 73M1906B-IVT/F?
All 73M1906B-IVT/F units undergo pre-shipment inspection (PSI). If there is an issue with 73M1906B-IVT/F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 73M1906B-IVT/F part is unused and in its original packaging.
Return procedure for 73M1906B-IVT/F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
73M1906B-IVT/F Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
