Analog Devices Inc./Maxim Integrated 73M1906B-IVTR/F
- Part No.:
- 73M1906B-IVTR/F
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Telecom
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
73M1906B-IVTR/F.pdf
- Description:
- IC TELECOM INTERFACE 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,833
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
73M1906B-IVTR/F from Teridian Semiconductor is a host-side digital interface IC for MicroDAA™ systems, enabling PCM-based voice channel connection between VoIP processors and PSTN line-side devices (e.g., 73M1916). It supports 8/16 kHz sampling, G.711 µ-law/A-law companding, SPI daisy-chain control, and provides programmable transmit/receive gain from –18 dB to +7.375 dB in 0.125 dB steps. Used in VoIP gateways requiring FCC/ETSI-compliant DAA functionality.
For engineers reviewing the 73M1906B-IVTR/F datasheet, 73M1906B-IVTR/F pinout, 73M1906B-IVTR/F application, or 73M1906B-IVTR/F equivalent, this page delivers verified package mapping (20-pin TSSOP), confirmed SPI/PCM timing behavior, real-world gain resolution, isolation barrier interface logic, and validated alternatives for FXO system design.
Technical Context
The 73M1906B-IVTR/F operates as the host-side controller in a split-architecture MicroDAA system, communicating digitally with the line-side 73M1916 via an isolated pulse transformer barrier. It implements full PCM highway interface with automatic clock rate detection and supports both master and slave modes for E1/T1 compatibility.
Control is handled over a 4-wire SPI interface supporting up to 16-device daisy chains; device configuration includes selectable companding law, gain registers, call progress monitoring, polarity reversal detection, and GPIO management-all accessible through dedicated control/status registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 3.0 V – 3.6 V - Enables direct interface with 3.3 V logic systems without level-shifting. |
| Sampling Rates | 8 kHz and 16 kHz - Supports narrowband telephony and wideband codec interfacing. |
| Gain Resolution | 0.125 dB step size - Allows precise analog path calibration across –18 dB to +7.375 dB range. |
| Companding | ITU-T G.711 µ-law and A-law - Ensures interoperability with global PSTN infrastructure. |
| SPI Daisy Chain | Up to 16 devices - Reduces host GPIO count and simplifies multi-channel DAA board layout. |
| Temperature Range | –40 °C to +85 °C - Validated for industrial-grade VoIP equipment deployment. |
| Package | 20-pin TSSOP (4.4 mm × 6.5 mm) - Compact footprint compatible with high-density telephony PCBs. |
Pinout & Package
73M1906B-IVTR/F is housed in a RoHS-compliant 20-pin Thin Shrink Small Outline Package (TSSOP) with exposed thermal pad. Pin functions are defined per Table 1 of DS_1x66B_001 Rev. 1.6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Supply voltage input | 3.0–3.6 V power rail for core and I/O circuitry. |
| GND | Ground reference | Common return for analog/digital domains; connects to exposed pad. |
| CLK | PCM clock input/output | Configurable as master clock source or slave sync input (8/16 kHz). |
| FS | Frame sync signal | Indicates start of PCM time slot; edge-triggered for time-division multiplexing. |
| DX | Digital transmit data output | Sends processed PCM samples to external processor or codec. |
| DR | Digital receive data input | Accepts PCM samples from host processor for line-side conversion. |
| SDI | SPI data input | Serial command/data input for register writes and status reads. |
| SDO | SPI data output | Serial output for read-back operations during SPI transactions. |
| SCLK | SPI clock input | Drives synchronous SPI communication; supports up to 10 MHz. |
| CS | Chip select input | Active-low enable for SPI interface; supports daisy-chain addressing. |
Key Features
| Feature | Design Value |
|---|---|
| PCM Highway Interface | Supports E1/T1 framing and automatic clock rate detection - eliminates manual clock configuration in multi-standard deployments. |
| Programmable Gain Control | Independent TX/RX digital gain adjustment in 0.125 dB steps - enables precise line impedance matching and echo cancellation tuning. |
| Call Progress Monitor | Detects dial tone, busy signal, ringback, and silence - reduces host CPU load by offloading real-time audio event analysis. |
| Polarity Reversal Detection | Hardware-level identification of tip/ring swap during call setup - ensures correct billing and service activation in POTS termination. |
| GPIO Flexibility | Configurable general-purpose I/O pins - supports custom signaling, LED control, or auxiliary sensor interfacing without external logic. |
Applications
| VoIP Gateway | PBX System Integration |
|---|---|
Use Scenario: Embedded VoIP gateway connecting IP network to legacy PSTN lines for emergency calling and redundancy. IC Role / Device Role / Timing Role: Host-side DAA controller managing PCM data flow, gain calibration, and line-event detection for 73M1916 line-side device. Use Value: Enables single-chip DAA compliance with FCC Part 68 and ETSI ES 203 021-2 while reducing BOM count and isolation component cost. |
Use Scenario: Multi-line enterprise PBX adding analog trunk interfaces with caller ID and pulse dialing support. IC Role / Device Role / Timing Role: Digital interface bridge between DSP/firmware and PSTN line drivers, handling µ-law/A-law conversion and ring detection. Use Value: Delivers standardized G.711 voice quality and regulatory-compliant line supervision without custom analog front-end design. |
| Internet Fax Terminal | Managed Service Endpoint |
Use Scenario: Cloud-managed fax adapter requiring reliable fax tone detection and low-distortion analog transmission. IC Role / Device Role / Timing Role: Signal processing hub performing billing tone rejection, trans-hybrid cancellation, and THD < –80 dB analog path conditioning. Use Value: Maintains fax pass-through integrity across varying line conditions using adaptive gain and notch filtering per ITU-T V.27/V.29 standards. |
Use Scenario: Carrier-grade residential gateway providing maintenance access, remote diagnostics, and firmware-upgradable DAA parameters. IC Role / Device Role / Timing Role: Configurable host interface with SPI-accessible registers for runtime updates to DC termination, AC impedance, and detector thresholds. Use Value: Supports field-upgradable homologation profiles and regional line parameter tuning without hardware change. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DAA host-interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si3217x (Silicon Labs) | Integrated line-side and host-side functions in single chip; no external isolation barrier required. | Reduces component count but increases thermal coupling risk and limits independent line-side replacement. | Prefer when board space is constrained and full integration outweighs modularity needs. |
| SLIC2000 (Microsemi) | Requires external codec and separate SPI-controlled SLIC; lacks built-in PCM highway and call progress monitor. | Demands additional signal processing resources and discrete analog conditioning circuitry. | Choose only if existing architecture already uses discrete SLIC+codec pairing and requires minimal firmware changes. |
Compared with Si3217x and SLIC2000, the 73M1906B-IVTR/F offers modular isolation barrier architecture, embedded call progress monitoring, and seamless PCM highway integration-making it optimal for designs prioritizing regulatory flexibility, field-serviceable line-side units, and reduced analog design burden.
Availability
73M1906B-IVTR/F is available at Aetrix Electronics and suitable for VoIP gateways, PBX systems, and internet fax terminals requiring stable component supply, long-lifecycle support, and global regulatory compliance assurance.
Supply support for 73M1906B-IVTR/F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Teridian Semiconductor was a fabless analog/mixed-signal IC company specializing in highly integrated communications solutions before its acquisition by Maxim Integrated in 2010.
The 73M1906B-IVTR/F belongs to the MicroDAA™ family, designed specifically to replace discrete DAA components in VoIP endpoints while meeting global PSTN interface standards including FCC Part 68 and ETSI ES 203 021-2.
FAQ
What is the primary function of the 73M1906B-IVTR/F in a MicroDAA system?
The 73M1906B-IVTR/F serves as the host-side digital interface IC in a split-architecture MicroDAA system. It manages PCM data exchange, SPI-based configuration, and real-time line-event detection for the companion 73M1916 line-side device. The 73M1906B-IVTR/F does not connect directly to the telephone line-it communicates across an isolated barrier to handle all digital control and signal processing tasks required for PSTN interface compliance.
Does the 73M1906B-IVTR/F support both µ-law and A-law companding?
Yes, the 73M1906B-IVTR/F implements full ITU-T G.711 compliance with selectable µ-law and A-law companding modes. This selection is controlled via SPI register configuration and applies to both transmit and receive paths. The 73M1906B-IVTR/F also supports 16-bit linear mode for wideband audio applications, making it adaptable to regional PSTN requirements and advanced voice codecs.
What package type is used for the 73M1906B-IVTR/F?
The 73M1906B-IVTR/F is supplied in a 20-pin TSSOP package (4.4 mm × 6.5 mm body, 0.65 mm pitch) with an exposed thermal pad. This package matches the pinout defined in Table 1 of DS_1x66B_001 Rev. 1.6 and is distinct from the 32-pin QFN variant used in other members of the 73M1x66B family. The TSSOP variant is optimized for cost-sensitive, high-volume VoIP endpoint designs.
Can the 73M1906B-IVTR/F operate independently without the 73M1916 line-side device?
No-the 73M1906B-IVTR/F is designed exclusively as the host-side component of the 73M1966B DAA pair and requires the 73M1916 line-side device to complete the PSTN interface. It lacks line-driving capability, high-voltage protection, and analog loop closure circuitry. The 73M1906B-IVTR/F relies on the isolation barrier to power and communicate with the 73M1916, and cannot function as a standalone DAA.
What SPI configuration does the 73M1906B-IVTR/F support?
The 73M1906B-IVTR/F supports standard 4-wire SPI with daisy-chain capability for up to 16 devices. It operates in either 8-bit or 16-bit transaction mode, with configurable CPOL/CPHA settings to match host controller timing. All device registers-including gain, companding law, detector thresholds, and GPIO states-are accessed via this interface, and the 73M1906B-IVTR/F includes dedicated status flags for interrupt-driven operation.
73M1906B-IVTR/F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Direct Access Arrangement (DAA)
- Interface:
- PCM
- Number of Circuits:
- 1
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
73M1906B-IVTR/F FAQ
1.How can I place an order for 73M1906B-IVTR/F through Aetrix?
Please submit a Request for Quotation (RFQ) for 73M1906B-IVTR/F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 73M1906B-IVTR/F reliable?
The price and inventory of 73M1906B-IVTR/F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 73M1906B-IVTR/F is usually 5 days.
3.What payment methods are accepted for 73M1906B-IVTR/F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 73M1906B-IVTR/F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 73M1906B-IVTR/F?
73M1906B-IVTR/F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 73M1906B-IVTR/F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 73M1906B-IVTR/F?
For technical support, including 73M1906B-IVTR/F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 73M1906B-IVTR/F requirements.
6.How does Aetrix verify that 73M1906B-IVTR/F is sourced from the original manufacturer or authorized distributors?
All 73M1906B-IVTR/F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 73M1906B-IVTR/F meets industry standards.
7.What is the process for return or replacement of 73M1906B-IVTR/F?
All 73M1906B-IVTR/F units undergo pre-shipment inspection (PSI). If there is an issue with 73M1906B-IVTR/F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 73M1906B-IVTR/F part is unused and in its original packaging.
Return procedure for 73M1906B-IVTR/F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
73M1906B-IVTR/F Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

