My Inquiry
My Account
Analog Devices Inc./Maxim Integrated 73S1217F-68MR/F/PE
- Part No.:
- 73S1217F-68MR/F/PE
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 68-VFQFN Exposed Pad
- Datasheet:
-
73S1217F-68MR/F/PE.pdf
- Description:
- IC MCU 8BIT 64KB FLASH 68QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,847
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
73S1217F-68MR/F/PE from Teridian Semiconductor is a bus-powered 80515-based System-on-Chip for smart card readers, integrating ISO 7816/EMV 4.1-compliant smart card interface, USB 2.0 full-speed (12 Mbps) slave controller, and hardware-scanned 5×6 PINpad. It delivers up to 20 MIPS at 24 MHz CPU clock, features 64 KB Flash, 2 KB XRAM, and sub-μA OFF mode - enabling handheld E-banking and secure government ID readers.
For engineers reviewing the 73S1217F-68MR/F/PE datasheet, 73S1217F-68MR/F/PE pinout, 73S1217F-68MR/F/PE application, or 73S1217F-68MR/F/PE equivalent, key selection considerations include EMV 4.1 compliance, integrated DC-DC converter with VBUS/VBAT auto-selection, USB PC/SC and CCID readiness, and on-chip RTC with 32 kHz crystal support.
Technical Context
The 73S1217F-68MR/F/PE implements an enhanced 80515 core executing most instructions in one clock cycle, driven by an internal PLL generating multiple system clocks from a 6–12 MHz crystal (plus optional 32 kHz for RTC). Its power architecture supports dual supply sources - USB VBUS (4.4–5.5 V) or battery VBAT (4.0–6.5 V) - with automatic priority and a step-up DC-DC converter requiring only a single 10 μH inductor.
It embeds dedicated FIFOs per interface: 2-byte TX/RX for ISO 7816 UART (T=0/T=1), and configurable USB endpoints (Control: 16 B, Interrupt IN: 32 B, Bulk IN/OUT: 128 B each). The smart card interface includes programmable LDO (1.8/3.0/5.0 V), activation/deactivation sequencers, C4–C8 auxiliary I/O, and 7 kV ESD protection on all interface pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | 80515-compatible, 1-cycle/instruction, 24 MHz max clock → 20 MIPS real-time throughput for AES/DES/RSA encryption |
| Memory | 64 KB Flash (in-system programmable & lockable), 2 KB XRAM (user data), 256 B IRAM - sufficient for full EMV/USB/CCID stack + application firmware |
| USB Interface | USB 2.0 full-speed (12 Mbps) slave, PC/SC compliant, 4 endpoints with dedicated FIFOs - enables plug-and-play transparent smart card reader operation |
| Smart Card Interface | ISO 7816-3 T=0/T=1 UART with 2-byte FIFOs, programmable VCC LDO (1.8/3.0/5.0 V), EMV 4.1 certified - supports contact smart cards in banking and ID applications |
| Power Management | Sub-μA OFF mode; automated VBUS/VBAT selection; step-up DC-DC converter (10 μH inductor); VPC input range 2.7–6.5 V - enables battery-constrained handheld designs |
| Timing & Peripherals | Real-time clock with 32 kHz crystal option; two 80C52 timers + one 16-bit RTC timer; hardware-debounced 5×6 keypad scanner; 8 user I/Os - reduces external component count |
| Operating Range | -40°C to +85°C ambient temperature; 2.7–6.5 V single-supply operation via VPC - suitable for industrial and portable embedded environments |
Pinout & Package
73S1217F-68MR/F/PE is housed in a 68-pin QFN package (10 mm × 10 mm, 0.5 mm pitch, exposed thermal pad), optimized for compact smart card reader PCB layouts with low thermal resistance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VPC | Main power input | Accepts single 2.7–6.5 V supply; bypassed internally to DC-DC converter - eliminates need for external regulator in self-powered designs |
| VBUS | USB bus power detection | 4.4–5.5 V input; automatically prioritized over VBAT for power-up - enables true bus-powered operation without manual switching |
| VBAT | Battery backup input | 4.0–6.5 V input; used when VBUS absent - ensures uninterrupted operation during USB cable disconnect |
| ON_OFF | System power control | SPST momentary switch-to-ground input; firmware-debounced and supervised - enables mechanical ON/OFF button without external logic |
| PRES | Smart card presence detection | Active-low open-drain output; asserts when card inserted - triggers firmware-initiated activation sequence per ISO 7816 |
| CLKIN / CLKOUT | Primary oscillator interface | 6–12 MHz crystal connection; drives PLL for all system clocks - eliminates need for external clock generator |
| XTAL32K | RTC oscillator input | Connects optional 32 kHz crystal for autonomous RTC counter - enables time-stamped transactions without host dependency |
| USB_DP / USB_DM | USB differential pair | Full-speed 12 Mbps signaling; integrated transceiver and termination - no external PHY required |
| IO0–IO7 | User-configurable I/O | Bi-directional CMOS ports; individually programmable pull-up/down - supports status LEDs, sensors, or auxiliary controls |
| KR0–KR4 | Keypad row drivers | Open-drain outputs; drive 5×6 matrix with hardware scanning - offloads MCU from polling, reduces firmware latency |
| KC0–KC5 | Keypad column inputs | Schmitt-trigger inputs; detect keypresses with built-in debouncing and scrambling - prevents unauthorized PIN capture via timing analysis |
| VCCLDO | Smart card VCC output | Programmable 1.8/3.0/5.0 V LDO; current-limited and short-circuit protected - meets ISO 7816 voltage tolerance and safety requirements |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DC-DC converter | Step-up topology powered from VBUS or VBAT; generates VP rail and 3.3 V for external circuits - eliminates 2–3 discrete regulators and saves >15 mm² PCB area |
| Hardware PINpad engine | 5×6 matrix scanning, debouncing, and scrambling in silicon - removes need for external keypad controller and prevents side-channel PIN leakage |
| EMV 4.1–certified smart card interface | On-die LDO, activation/deactivation sequencers, C4–C8 signals, and 7 kV ESD - satisfies Level 1 EMVCo certification prerequisites without external protection components |
| USB PC/SC & CCID compliance | Built-in endpoint FIFOs, descriptor handling, and pre-validated Microsoft WHQL driver stack - accelerates USB reader certification by 6–12 months |
| Sub-μA OFF mode with wake-on-USB | Firmware-controlled deep sleep; <1 μA typical current; automatic wake-up upon VBUS detection - extends battery life to multi-year operation in portable PINpads |
Applications
| Handheld E-Banking PINpad | USB Transparent Smart Card Reader |
|---|---|
|
Use Scenario: Portable device used by consumers for MasterCard CAP authentication or bank-issued two-factor login. IC Role / Device Role / Timing Role: Central SoC managing PIN entry, EMV-compliant card communication, USB HID/CCID protocol translation, and battery monitoring. Use Value: Single-chip integration eliminates separate microcontroller, USB PHY, smart card interface IC, and keypad controller - reducing BOM cost by ~35% and design cycle by 4+ months. |
Use Scenario: Plug-and-play desktop reader that appears as standard CCID device to Windows/macOS/Linux hosts. IC Role / Device Role / Timing Role: USB slave controller with embedded ISO 7816 UART, handling ATR negotiation, T=0/T=1 block exchange, and error recovery autonomously. Use Value: Pre-certified USB/EMV/CCID software stack and hardware FIFOs enable zero-driver deployment and deterministic 120 ms max card response time. |
| Secure Government ID Terminal | Multi-SAM USB Key |
|
Use Scenario: Field-deployable device for citizen identity verification using national eID cards (e.g., EU ePassport, US PIV). IC Role / Device Role / Timing Role: Trusted execution environment hosting cryptographic keys, performing PIN-verified RSA signing, and enforcing secure boot via Flash lock bits. Use Value: On-chip Flash locking and hardware watchdog ensure firmware integrity; sub-μA OFF mode enables 5+ year battery life in unattended kiosks. |
Use Scenario: Compact USB token supporting multiple secure application modules (SAMs) for enterprise access control or payment tokenization. IC Role / Device Role / Timing Role: Host controller for up to two external Teridian 73S8010xx SAM interfaces via dedicated ISO 7816 UART channels. Use Value: Dual-SAM support with independent FIFOs allows concurrent card operations (e.g., authenticate + sign) without host coordination overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card reader SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon SLE78CLXX | ARM Cortex-M0+ core (48 MHz), 128 KB Flash, no integrated PINpad engine; requires external keypad controller and USB PHY | Targets higher-security applications with Common Criteria EAL5+ certification path; lacks hardware-scrambled keypad | Choose when CC EAL5+ evaluation is mandatory and design resources exist for external peripheral integration. |
| NXP SLN10RSxx | ARM Cortex-M3 core (72 MHz), 512 KB Flash, integrated USB HS PHY, but no native ISO 7816 interface - requires external smart card bridge IC | Optimized for high-throughput USB HID devices; not pre-validated for EMV 4.1 or CCID | Choose for non-EMV applications needing >100 kB firmware space and USB high-speed bandwidth, accepting added BOM and validation effort. |
Compared with Infineon SLE78CLXX and NXP SLN10RSxx, the 73S1217F-68MR/F/PE uniquely combines EMV 4.1–ready smart card interface, hardware PINpad, USB full-speed slave, and sub-μA power-off in a single QFN - delivering lowest total cost and shortest time-to-certification for volume PINpad readers.
Availability
73S1217F-68MR/F/PE is available at Aetrix Electronics and suitable for handheld E-banking terminals, USB CCID readers, and secure government ID kiosks requiring stable component supply across multi-year production cycles.
Supply support for 73S1217F-68MR/F/PE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Teridian Semiconductor Corporation was a fabless analog/mixed-signal IC designer specializing in highly integrated SoCs for secure transaction systems before its acquisition by Maxim Integrated in 2010.
The 73S12xxF product line was engineered specifically for cost-sensitive, high-volume smart card reader applications - emphasizing EMV compliance, USB plug-and-play readiness, and ultra-low-power portable operation.
FAQ
What is the primary function of the 73S1217F-68MR/F/PE in smart card systems?
The 73S1217F-68MR/F/PE serves as a complete System-on-Chip for contact smart card readers, integrating an 80515 CPU, ISO 7816 interface, USB 2.0 full-speed slave, and hardware PINpad. It handles card activation, T=0/T=1 protocol, PIN entry, encryption, and USB CCID translation - eliminating need for external controllers or interface ICs in devices like E-banking PINpads.
Does the 73S1217F-68MR/F/PE support both USB bus-powered and battery-backed operation?
Yes, the 73S1217F-68MR/F/PE supports dual-supply operation: it automatically selects VBUS (4.4–5.5 V) when present for true bus-powered use, or falls back to VBAT (4.0–6.5 V) for battery backup. Its integrated step-up DC-DC converter operates from either source, and the VPC pin allows single 2.7–6.5 V supply designs - making the 73S1217F-68MR/F/PE flexible across handheld, desktop, and hybrid configurations.
How does the 73S1217F-68MR/F/PE achieve EMV 4.1 compliance?
The 73S1217F-68MR/F/PE achieves EMV 4.1 compliance through on-die implementation of ISO 7816-3 T=0/T=1 UART with hardware sequencers for card activation/deactivation, programmable VCC LDO (1.8/3.0/5.0 V), C4–C8 auxiliary signal support, and 7 kV ESD protection on interface pins. Teridian provided pre-validated firmware libraries and reference designs aligned with EMVCo test plans - enabling direct use of the 73S1217F-68MR/F/PE in certified reader products.
What is the role of the hardware-scanned 5×6 keypad interface in the 73S1217F-68MR/F/PE?
The hardware-scanned 5×6 keypad interface in the 73S1217F-68MR/F/PE performs row/column scanning, mechanical debouncing, and PIN scrambling entirely in silicon - preventing timing-based side-channel attacks. It reduces CPU load, ensures deterministic key response (<5 ms), and removes need for external keypad controllers. This capability is critical for secure PIN entry in E-banking and government ID applications using the 73S1217F-68MR/F/PE.
Can the 73S1217F-68MR/F/PE operate without an external crystal?
No, the 73S1217F-68MR/F/PE requires an external 6–12 MHz crystal for main system clock generation; its internal PLL depends on this input to derive CPU, USB, and peripheral clocks. An optional 32 kHz crystal may be added for RTC functionality, but neither clock source is integrated. The 73S1217F-68MR/F/PE does not support RC oscillators or external clock inputs - crystal dependence is mandatory for timing accuracy and USB/EMV compliance.
73S1217F-68MR/F/PE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 68-VFQFN Exposed Pad
- Series:
- 73S12xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 80515
- Core Size:
- 8-Bit
- Speed:
- 24MHz
- Connectivity:
- I2C, SmartCard, UART/USART, USB
- Peripherals:
- LED, POR, WDT
- Number of I/O:
- 8
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
73S1217F-68MR/F/PE FAQ
1.How can I place an order for 73S1217F-68MR/F/PE through Aetrix?
Please submit a Request for Quotation (RFQ) for 73S1217F-68MR/F/PE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 73S1217F-68MR/F/PE reliable?
The price and inventory of 73S1217F-68MR/F/PE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 73S1217F-68MR/F/PE is usually 5 days.
3.What payment methods are accepted for 73S1217F-68MR/F/PE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 73S1217F-68MR/F/PE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 73S1217F-68MR/F/PE?
73S1217F-68MR/F/PE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 73S1217F-68MR/F/PE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 73S1217F-68MR/F/PE?
For technical support, including 73S1217F-68MR/F/PE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 73S1217F-68MR/F/PE requirements.
6.How does Aetrix verify that 73S1217F-68MR/F/PE is sourced from the original manufacturer or authorized distributors?
All 73S1217F-68MR/F/PE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 73S1217F-68MR/F/PE meets industry standards.
7.What is the process for return or replacement of 73S1217F-68MR/F/PE?
All 73S1217F-68MR/F/PE units undergo pre-shipment inspection (PSI). If there is an issue with 73S1217F-68MR/F/PE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 73S1217F-68MR/F/PE part is unused and in its original packaging.
Return procedure for 73S1217F-68MR/F/PE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
73S1217F-68MR/F/PE Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
