Analog Devices Inc./Maxim Integrated 73S8010R-IL/F
- Part No.:
- 73S8010R-IL/F
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- -
- Datasheet:
-
73S8010R-IL/F.pdf
- Description:
- IC SMART CARD INTERFACE 28-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,464
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The 73S8010R-IL/F from Teridian Semiconductor is a single-chip ISO/EMV-compliant smart card interface IC that provides full electrical compliance with ISO-7816-3 and EMV 4.0 specifications, delivers 3 V or 5 V card power via an integrated LDO regulator, supports fast-mode (400 kbps) I²C host interface with 8-device parallel addressing, and features true 150 mA over-current detection for secure card deactivation in set-top box conditional access systems.
For engineers reviewing the 73S8010R-IL/F datasheet, 73S8010R-IL/F pinout, 73S8010R-IL/F application, or 73S8010R-IL/F equivalent, key selection considerations include its dual-package availability (QFN32/SO28), programmable VDD fault threshold via VDDF_ADJ, embedded activation/deactivation sequencer with emergency card removal response, and support for C4/C8 auxiliary contacts in transaction terminal designs.
Technical Context
The 73S8010R-IL/F integrates an ISO-7816-3-compliant activation/deactivation sequencer with automated emergency deactivation triggered by card extraction or faults-including VDD, VPC, VCC, ICC, or die temperature violations. Its on-chip LDO regulator accepts a dedicated 4.75–5.5 V VPC supply and outputs regulated 3 V or 5 V to the smart card at up to 90 mA continuous current.
Host communication uses a fast-mode I²C slave interface (400 kbps) with three address-select pins (SAD0–SAD2) enabling up to eight devices on one bus, plus an active-low interrupt output (INT) that signals card presence, voltage faults, or protection events. Clock generation supports either external crystal (XTALIN/XTALOUT) or host-provided clock up to 27 MHz, with programmable CLKSEL bits selecting division ratios of /2, /4, /8, or direct pass-through.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Smart Card Compliance | Full ISO-7816-3 and EMV 4.0 (EMV2000) electrical compliance - ensures interoperability with global payment and ID cards. |
| Card Power Output | 3 V or 5 V selectable via control register; 90 mA continuous, 100–150 mA fault threshold - supports high-current EMV transactions without external regulation. |
| I²C Interface | Fast-mode, 400 kbps slave interface with 3-bit address (0x40–0x4E) - enables scalable multi-reader architectures with minimal bus overhead. |
| Voltage Supervision | Dedicated supervisors for VDD (adjustable 2.15–2.4 V), VPC (VCC − 0.2 V), and VCC (4.2–4.55 V @ 5 V, 2.5–2.7 V @ 3 V) - enables system-level brown-out coordination and safe card power sequencing. |
| Over-Current Detection | True current-sense circuitry (not VCC drop-based); 150 mA max trip - prevents damage during short-circuit or latch-up events on card contacts. |
| ESD Protection | ±6 kV HBM on card interface pins (I/O, RST, CLK, AUX1, AUX2) - meets ruggedized terminal requirements without external TVS diodes. |
| Operating Temperature | −40 °C to +85 °C ambient - qualified for industrial and commercial embedded applications including point-of-sale and access control. |
Pinout & Package
Available in both 32-pin QFN (5 × 5 × 0.8 mm) and 28-pin SO packages. The 73S8010R-IL/F variant corresponds to the QFN32 package per ordering information in DS_8010R_022 Rev. 1.6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VPC | LDO regulator input supply | Accepts 4.75–5.5 V dedicated input; powers internal LDO delivering regulated VCC to card - isolates card power from noisy digital rails. |
| VDD | Digital core supply | 2.7–5.5 V supply for logic, I²C interface, and sequencer - decoupled from VPC to prevent noise coupling into card power path. |
| PRES | Card presence input | Active-high signal with internal pull-down; detects mechanical insertion/removal - triggers automatic activation/deactivation sequence. |
| I/O, AUX1, AUX2 | Smart card data interfaces | Level-shifted bidirectional signals with internal 8–14 kΩ pull-ups to VCC - directly drive ISO-7816 C1–C8 contacts without external buffers. |
| RST, CLK | Card reset and clock outputs | Driven outputs with 30 mA (RST) and 70 mA (CLK) current capability - meet ISO-7816 timing and drive strength requirements for all card classes. |
| SCL, SDA | I²C host interface | Standard fast-mode I²C pins with VDD-referenced thresholds - compatible with common microcontrollers and require only pull-ups to VDD. |
| INT | Interrupt output | Open-drain, active-low output with 20 kΩ internal pull-up to VDD - signals card presence, fault conditions, or status changes to host controller. |
| VDDF_ADJ | VDD fault threshold adjust | Analog input allowing resistor-based customization of VDD undervoltage trip point - enables alignment with host MCU's operating voltage window. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LDO regulator | Replaces traditional step-up converter; reduces power dissipation, component count, and EMI while delivering stable 3 V/5 V card power from 5 V VPC input. |
| True over-current detection | Hardware current sensing (not VCC droop) enables precise 150 mA fault trip - improves reliability versus voltage-drop-based methods in high-noise environments. |
| Programmable card clock | Four selectable rates (Clkin/8 to Clkin) via Clksel1/Clksel2 bits - supports legacy and high-speed cards without changing external clock source. |
| Emergency deactivation logic | Automated VCC ramp-down on card extraction or any detected fault (VDD/VPC/VCC/ICC/temperature) - prevents data corruption and contact arcing. |
| Auxiliary I/O support | Dedicated AUX1/AUX2 and AUX1UC/AUX2UC pins with internal pull-ups - enables full C4/C8 contact handling for EMV and SIM applications without external level shifters. |
Applications
| Set-Top Box Conditional Access | Point-of-Sale Transaction Terminal |
|---|---|
Use Scenario: Secure decryption of pay-per-view content using embedded CAM modules with ISO-7816 smart cards. IC Role / Device Role / Timing Role: Smart card interface IC managing card power, clock, reset, and I/O signaling under ISO-7816-3 timing constraints. Use Value: Integrated LDO and sequencer eliminate discrete regulators and timing logic, reducing BOM cost and PCB area in space-constrained STB designs. | Use Scenario: EMV-compliant payment processing where card insertion triggers secure PIN entry and transaction signing. IC Role / Device Role / Timing Role: Primary card interface handling activation, ATR exchange, command/response I/O, and fault-safe deactivation per EMV 4.0. Use Value: ±6 kV ESD protection and true over-current detection ensure robust operation in uncontrolled retail environments with frequent card swaps. |
| Physical Access Control System | Multi-Card & SAM Reader |
Use Scenario: Multi-factor authentication using contact smart cards for facility entry, integrated with door controller MCU. IC Role / Device Role / Timing Role: Interface between microcontroller and ISO-7816 card, providing presence detection, power control, and secure I/O isolation. Use Value: Programmable VDD fault threshold allows synchronization with host MCU's brown-out detection, ensuring coordinated system shutdown during power loss. | Use Scenario: Dual-slot reader supporting both user card and Secure Access Module (SAM) simultaneously in banking kiosks. IC Role / Device Role / Timing Role: One 73S8010R-IL/F per slot, configured via SAD pins for independent I²C addressing and isolated power sequencing. Use Value: 8-device I²C addressing and separate VPC/VDD supplies enable fully independent, fault-isolated card slots without shared power or signal paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated smart card controller; requires external card interface circuitry. | Designed for PC/platform security, not standalone card readers; lacks native ISO-7816 sequencer and LDO. | Select only if TPM functionality is required alongside card interface - not a functional replacement for 73S8010R-IL/F. |
| TDA8020 | Pin-compatible predecessor; same I²C interface and register map but lacks VDDF_ADJ pin and QFN32 option. | Legacy design with identical firmware compatibility but no programmable VDD fault threshold or modern package. | Choose for drop-in replacement in existing TDA8020 designs; 73S8010R-IL/F adds enhanced supervision and packaging flexibility. |
Compared with SLB9670, the 73S8010R-IL/F delivers complete, self-contained smart card interfacing without external components or host-side protocol stack burden; compared with TDA8020, it extends supervision capability and offers smaller QFN32 packaging for higher-density layouts.
Availability
The 73S8010R-IL/F is available at Aetrix Electronics and suitable for set-top box conditional access, point-of-sale terminals, and physical access control systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for 73S8010R-IL/F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Teridian Semiconductor was a fabless analog/mixed-signal IC company specializing in metering, power management, and secure interface solutions before its acquisition by Maxim Integrated in 2010.
The 73S8010R product line was designed specifically for cost-sensitive, high-reliability smart card reader applications in consumer and commercial infrastructure - emphasizing integration, fault resilience, and EMV certification readiness.
FAQ
What is the primary function of the 73S8010R-IL/F in a smart card system?
The 73S8010R-IL/F serves as a complete, single-chip smart card interface IC that manages all electrical aspects of ISO-7816-3 and EMV 4.0 compliance - including card power regulation (3 V/5 V), clock generation, reset control, I/O buffering, presence detection, and fault-safe activation/deactivation sequencing. It replaces multiple discrete components and simplifies host MCU integration via I²C.
Does the 73S8010R-IL/F support both 3 V and 5 V smart cards?
Yes, the 73S8010R-IL/F supports both 3 V and 5 V smart cards through software-selectable VCC output. Bit 2 of the control register determines the output voltage: when set, VCC = 3 V; when reset, VCC = 5 V. The LDO regulator delivers up to 90 mA continuously at either voltage, meeting ISO-7816-3 load requirements.
How does the 73S8010R-IL/F handle card removal or fault conditions?
The 73S8010R-IL/F initiates emergency deactivation automatically upon card extraction (detected via PRES pin) or any fault - including VDD, VPC, or VCC undervoltage, card over-current (≥150 mA), or die over-temperature (>115 °C). This triggers controlled VCC ramp-down to prevent data corruption and contact arcing, with status reported via the PROT bit in the status register.
What package options are available for the 73S8010R-IL/F?
The 73S8010R-IL/F is specified in the QFN32 package (5 × 5 × 0.8 mm), as confirmed by the "-IL/F" suffix and ordering information in DS_8010R_022 Rev. 1.6. While the base 73S8010R is also offered in SO28, the -IL/F variant maps exclusively to the QFN32 footprint, enabling higher-density PCB layouts and improved thermal performance in compact readers.
Can the 73S8010R-IL/F be used with an external clock source instead of a crystal?
Yes, the 73S8010R-IL/F supports both crystal oscillator (via XTALIN/XTALOUT pins) and external clock input modes. When using an external clock, XTALIN is driven directly by the host MCU's clock signal (up to 27 MHz), and XTALOUT is left unconnected. The CLKSEL bits in the control register then select the final card clock rate from Clkin/8 to Clkin.
73S8010R-IL/F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- -
- Supplier Device Package:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
73S8010R-IL/F FAQ
1.How can I place an order for 73S8010R-IL/F through Aetrix?
Please submit a Request for Quotation (RFQ) for 73S8010R-IL/F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 73S8010R-IL/F reliable?
The price and inventory of 73S8010R-IL/F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 73S8010R-IL/F is usually 5 days.
3.What payment methods are accepted for 73S8010R-IL/F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 73S8010R-IL/F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 73S8010R-IL/F?
73S8010R-IL/F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 73S8010R-IL/F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 73S8010R-IL/F?
For technical support, including 73S8010R-IL/F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 73S8010R-IL/F requirements.
6.How does Aetrix verify that 73S8010R-IL/F is sourced from the original manufacturer or authorized distributors?
All 73S8010R-IL/F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 73S8010R-IL/F meets industry standards.
7.What is the process for return or replacement of 73S8010R-IL/F?
All 73S8010R-IL/F units undergo pre-shipment inspection (PSI). If there is an issue with 73S8010R-IL/F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 73S8010R-IL/F part is unused and in its original packaging.
Return procedure for 73S8010R-IL/F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
73S8010R-IL/F Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

