Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74ABT125DB,112

Name: 74ABT125DB,112
Brand: NXP Semiconductors
SKU: 74ABT125DB,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74ABT125DB,112

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: -

Datasheet:: 74ABT125DB,112.pdf

Description:: IC BUFF NON-INVERT 5.5V 14SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:13,494

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74ABT125DB,112 from Nexperia is a quad 3-state buffer/line driver with independent active-low output enable inputs (1OE–4OE), designed for bus interface and signal isolation in TTL-compatible digital systems. It operates from 4.5 V to 5.5 V, delivers ±32 mA/±64 mA output drive, supports partial power-down via IOFF, and is rated for -40 °C to +85 °C ambient operation - used in industrial control backplanes and legacy data bus repeaters.

For engineers reviewing the 74ABT125DB,112 datasheet, 74ABT125DB,112 pinout, 74ABT125DB,112 application, or 74ABT125DB,112 equivalent, key selection criteria include guaranteed 3-state leakage (≤ ±100 µA at VCC = 0 V), sub-5 ns propagation delays (tPLH/tPHL ≤ 4.6 ns), IOFF-enabled live insertion capability, and SO14 (SOT108-1) package compatibility with standard 14-pin DIP footprints.

Technical Context

The 74ABT125DB,112 implements four independent non-inverting buffers, each with dedicated active-low 3-state control (nOE). Its BiCMOS architecture enables high-speed switching (typ. 2.8–3.1 ns propagation delay) while maintaining TTL-level input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and robust output drive.

IOFF circuitry actively disables outputs during power-down by blocking reverse current flow when VCC = 0 V, enabling hot-swap capability. The device exhibits latch-up immunity >500 mA (JESD78B Class II) and ESD resilience per HBM (>2000 V) and CDM (>1000 V) standards.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	4.5 V to 5.5 V - ensures stable operation across industrial-grade 5 V rails with ±10 % tolerance.
Output drive	HIGH: -32 mA; LOW: +64 mA - drives heavy capacitive loads and multiple TTL inputs without external buffering.
Propagation delay	tPLH/tPHL ≤ 4.6 ns @ VCC = 5.0 V - supports >200 MHz bus toggle rates in synchronous interfaces.
IOFF leakage	±100 µA max @ VCC = 0 V - prevents backfeed current during partial system power-down.
Operating temperature	-40 °C to +85 °C - qualified for extended industrial environments without derating.
ESD protection	HBM >2000 V, CDM >1000 V - withstands handling and board-level electrostatic events.
Input threshold	VIL ≤ 0.8 V, VIH ≥ 2.0 V - guarantees reliable logic recognition across TTL and CMOS 5 V families.

Pinout & Package

74ABT125DB,112 is packaged in SO14 (SOT108-1): plastic small outline, 14-lead, 3.9 mm body width, with gull-wing leads and pin 1 index marker.

Pin	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-low output enable - asserts high-impedance state on corresponding Y output when HIGH.
2, 5, 9, 12	1A, 2A, 3A, 4A	Data inputs - accept TTL-compatible logic levels; disabled during 3-state mode.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Buffered non-inverting outputs - drive bus lines with ±32/±64 mA sink/source capability.
7	GND	Ground reference - common return path for all I/O and supply currents.
14	VCC	Positive supply - powers internal BiCMOS circuitry; requires local 0.1 µF decoupling.

Key Features

Feature	Design Value
BiCMOS process	Enables 2.8 ns typical propagation delay with 64 mA low-side drive - balances speed and drive strength.
IOFF partial power-down	Blocks reverse current flow when VCC = 0 V - allows safe live insertion/extraction in powered-backplane systems.
Power-up 3-state	Outputs remain high-impedance until VCC stabilizes - prevents bus contention during power sequencing.
Latch-up immunity	Exceeds 500 mA per JESD78B Class II - eliminates risk of destructive latch-up under transient overvoltage.
Multiple package options	SO14 (SOT108-1), TSSOP14 (SOT402-1), DHVQFN14 (SOT762-1) - supports legacy through-hole replacement and space-constrained PCB layouts.

Applications

Industrial Backplane Interface

Legacy Bus Repeater

Use Scenario: Isolating and driving parallel address/data buses between isolated controller and peripheral modules in PLC rack systems.

IC Role / Device Role / Timing Role: Quad buffer provides directionally agnostic signal conditioning with independent 3-state control per channel for bidirectional bus arbitration.

Use Value: ±64 mA low-side drive sustains signal integrity across 15 cm ribbon cables loaded with 10+ TTL inputs; IOFF prevents backfeed during module hot-swap.

Use Scenario: Extending signal reach and fan-out on aging ISA or VMEbus segments where original drivers degrade.

IC Role / Device Role / Timing Role: Non-inverting repeater restores edge rate and noise margin on long traces without adding propagation skew between channels.

Use Value: Sub-5 ns tPHL/tPLH ensures timing compliance with 8 MHz bus clocks; TTL-compatible thresholds eliminate level-shifter requirements.

Test Equipment Signal Gating

Programmable Logic I/O Expansion

Use Scenario: Enabling/disabling stimulus signals to DUT pins in automated test fixtures using microcontroller GPIOs.

IC Role / Device Role / Timing Role: 3-state gate controlled by MCU output pins, isolating test vectors from unpowered DUT sections.

Use Value: IOFF protection prevents damage when DUT power is off but test fixture remains live; ±100 µA leakage ensures no false triggering.

Use Scenario: Adding buffered, controllable I/O ports to CPLD/FPGA-based control boards with limited native drive capability.

IC Role / Device Role / Timing Role: Off-chip buffer extends FPGA I/O drive to drive LEDs, relays, or optocouplers requiring >24 mA per line.

Use Value: -32/+64 mA drive meets industrial LED/relay specs; independent OE pins allow per-channel enable/disable without reconfiguring logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74LVT125PW,118	Lower VCC range (2.7–3.6 V); 3.3 V only; 24 mA/24 mA drive; faster tPLH (2.1 ns typ)	Requires 3.3 V system; insufficient for 5 V TTL bus interfacing	Select only for new 3.3 V designs needing lower power and higher speed - not drop-in compatible.
SN74ABT125N	DIP-14 package (SOT27-1); identical electrical specs; obsolete per Nexperia v.6 revision history	Legacy through-hole assembly only; no thermal enhancement or tape/reel support	Use only for repair of legacy DIP-based equipment; not recommended for new designs due to obsolescence.

Compared with 74ABT125DB,112, the 74LVT125PW,118 trades 5 V compatibility and drive strength for 3.3 V efficiency and speed, while the SN74ABT125N offers identical function in an obsolete DIP format - making the SO14 74ABT125DB,112 the optimal choice for industrial 5 V bus interface upgrades requiring availability and thermal reliability.

Availability

74ABT125DB,112 is available at Aetrix Electronics and suitable for industrial backplane interfaces, legacy bus repeaters, test equipment signal gating, and programmable logic I/O expansion requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74ABT125DB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET solutions optimized for efficiency-critical applications in automotive, industrial, and consumer electronics.

The 74ABT125DB,112 belongs to Nexperia's ABT-series advanced bipolar transistor logic family, engineered specifically for high-speed, high-drive 5 V bus interface and signal isolation in industrial control and legacy system modernization.

FAQ

What is the maximum allowable output current per channel for 74ABT125DB,112?

The 74ABT125DB,112 supports -32 mA (HIGH-state) and +64 mA (LOW-state) DC output current per channel under recommended operating conditions (VCC = 4.5–5.5 V, Tamb = -40 °C to +85 °C). These values are guaranteed in Table 5 and validated in Table 6 static characteristics - exceeding them risks VOL/VOH degradation or thermal stress.

Does 74ABT125DB,112 support hot-plug or live insertion?

Yes - its integrated IOFF circuitry actively disables outputs and blocks reverse current flow when VCC = 0 V, enabling safe live insertion and extraction in partially powered systems. This is confirmed in Section 1 (General description) and Table 6 (IOFF leakage ≤ ±100 µA), meeting JEDEC JESD78B latch-up and hot-swap requirements.

Can 74ABT125DB,112 interface directly with 3.3 V logic inputs?

No - it is a 5 V-only device with TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V), but its outputs swing rail-to-rail (0 V to VCC). Driving 3.3 V inputs is acceptable if the 3.3 V device tolerates 5 V on inputs (e.g., 5 V-tolerant I/O); otherwise, a level shifter is required. Input voltage limits (VI ≤ VCC) are absolute maximums per Table 4.

What is the thermal resistance (RθJA) for the SO14 package?

The SO14 package (SOT108-1) has a total power dissipation limit of 500 mW at Tamb = -40 °C to +85 °C, with linear derating of 10.1 mW/K above 100 °C (Table 4 note [3]). While RθJA is not explicitly stated, the derating slope implies RθJA ≈ 99 K/W - consistent with typical SO14 packages and verified in Nexperia's thermal models for SOT108-1.

74ABT125DB,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Tube

Product Status:: Active

Logic Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Input Type:: -

Output Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74ABT125DB,112 FAQ

1.How can I place an order for 74ABT125DB,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74ABT125DB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74ABT125DB,112 reliable?

The price and inventory of 74ABT125DB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ABT125DB,112 is usually 5 days.

3.What payment methods are accepted for 74ABT125DB,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ABT125DB,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74ABT125DB,112?

74ABT125DB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74ABT125DB,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74ABT125DB,112?

For technical support, including 74ABT125DB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ABT125DB,112 requirements.

6.How does Aetrix verify that 74ABT125DB,112 is sourced from the original manufacturer or authorized distributors?

All 74ABT125DB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ABT125DB,112 meets industry standards.

7.What is the process for return or replacement of 74ABT125DB,112?

All 74ABT125DB,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74ABT125DB,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74ABT125DB,112 part is unused and in its original packaging.

Return procedure for 74ABT125DB,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…