Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74ABT126DB,118

Name: 74ABT126DB,118
Brand: NXP Semiconductors
SKU: 74ABT126DB,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74ABT126DB,118

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: -

Datasheet:: 74ABT126DB,118.pdf

Description:: IC BUFF NON-INVERT 5.5V 14SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:6,430

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74ABT126DB,118 from Nexperia is a quad 3-state buffer/line driver with independent output enable inputs (1OE–4OE), designed for bus interface and signal isolation in TTL-compatible digital systems. It operates from 4.5 V to 5.5 V, delivers ±64 mA output drive (IOL = 64 mA, IOH = −32 mA), features IOFF partial power-down protection, and supports live insertion/extraction. It is used in industrial control backplanes and memory address/data bus buffering.

For engineers reviewing the 74ABT126DB,118 datasheet, 74ABT126DB,118 pinout, 74ABT126DB,118 application, or 74ABT126DB,118 equivalent, key selection criteria include 3-state timing (tPLZ ≤ 5.5 ns), IOFF-enabled power-down safety, SO14 package compatibility, and BiCMOS-level drive strength at 5 V.

Technical Context

The 74ABT126DB,118 implements four independent non-inverting buffers, each with dedicated active-low output enable (nOE) controlling high-impedance OFF-state entry. Its IOFF circuitry disables outputs when VCC = 0 V, limiting backflow current to ±100 μA - critical for hot-swap and partial power-down systems.

It meets TTL input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and delivers rail-aligned output levels: VOH ≥ 2.0 V at IOH = −32 mA (VCC = 4.5 V), VOL ≤ 0.55 V at IOL = 64 mA. Propagation delays are tightly specified: tPLH/tPHL ≤ 4.4/4.6 ns over −40 °C to +85 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - ensures robust operation across industrial 5 V rails with ±10 % tolerance.
Output Drive	+64 mA sink / −32 mA source - enables direct driving of heavy capacitive loads or multiple TTL inputs.
IOFF Leakage	±100 μA at VCC = 0 V - prevents damaging back-current during partial power-down or hot-swap events.
Propagation Delay	tPLH ≤ 4.4 ns, tPHL ≤ 4.6 ns - guarantees sub-5 ns signal path timing for high-speed bus applications.
3-State Enable Time	tPZH ≤ 5.8 ns, tPLZ ≤ 5.5 ns - ensures fast, deterministic bus release for time-critical arbitration.
Input Thresholds	VIL ≤ 0.8 V, VIH ≥ 2.0 V - provides full compatibility with legacy TTL logic families without level shifting.
ESD Protection	HBM > 2000 V, CDM > 1000 V - meets JEDEC JS-001/JS-002 Class 2/C3 for handling robustness in assembly environments.

Pinout & Package

74ABT126DB,118 is supplied in SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads. Pin 1 marked by notch or bevel; pin 1 index located at top-left corner when viewed top-down with marking side up.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-low output enable inputs - each controls one buffer's 3-state output independently.
2, 5, 9, 12	1A, 2A, 3A, 4A	Data inputs - non-inverting inputs for corresponding buffer channels.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Data outputs - buffered, 3-state outputs synchronized to respective nOE and nA.
7	GND	Ground reference - return path for all signals and supply current; must be low-impedance.
14	VCC	Positive supply - powers internal BiCMOS circuitry; requires local 0.1 μF decoupling.

Key Features

Feature	Design Value
BiCMOS Output Stage	Delivers +64 mA sink and −32 mA source at 5 V - eliminates need for external bus drivers in medium-load systems.
IOFF Partial Power-Down	Enables safe operation when VCC = 0 V - blocks backflow current to powered subsystems during hot-swap or staged shutdown.
TTL-Compatible Inputs	Accepts standard TTL voltage levels (0.8 V/2.0 V thresholds) - allows direct connection to legacy 5 V logic without translators.
Live Insertion Support	Guaranteed latch-up immunity (>500 mA per JESD78) and ESD hardening - permits board-level replacement under power.
Power-Up 3-State	Outputs remain high-impedance until VCC stabilizes - prevents bus contention during system power-on sequencing.

Applications

Industrial Backplane Buffering

Memory Address Bus Isolation

Use Scenario: Isolating microcontroller address lines from shared memory bus to prevent contention during DMA or multi-master access.

IC Role / Device Role / Timing Role: Quad non-inverting buffer with per-channel 3-state control - enables selective address line gating with <5.5 ns disable latency.

Use Value: Eliminates need for discrete pull-up/pull-down networks and reduces bus settling time by maintaining clean signal integrity during state transitions.

Use Scenario: Driving SRAM or Flash memory address inputs in embedded controllers where bus loading exceeds MCU drive capability.

IC Role / Device Role / Timing Role: High-current 3-state buffer - supplies 64 mA sink current to meet memory setup/hold timing under 100 pF load.

Use Value: Ensures reliable address latching across temperature (−40 °C to +85 °C) without timing margin erosion or signal droop.

Legacy System TTL Interface

Hot-Swappable Module Control

Use Scenario: Interfacing modern FPGA I/O banks to legacy TTL peripherals (e.g., parallel printers, industrial sensors) operating at 5 V.

IC Role / Device Role / Timing Role: Level-translation-capable buffer - accepts TTL input thresholds and drives TTL-compatible outputs with rail-aligned VOH/VOL.

Use Value: Avoids external level shifters while preserving signal edge rates and noise margins in mixed-voltage systems.

Use Scenario: Enabling hot-plug capability in modular PLC I/O carriers where modules may be inserted/removed while main backplane remains powered.

IC Role / Device Role / Timing Role: IOFF-protected 3-state buffer - suppresses backfeed current during insertion and ensures zero bus contention on power-up.

Use Value: Meets IEC 61000-4-2 ESD and JESD78 latch-up requirements for field-replaceable units without additional protection circuitry.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ABT126N	Same ABT family, identical electrical specs, but in PDIP-14 package - larger footprint, no surface-mount compatibility.	Used in prototyping or through-hole legacy designs; lacks SO14 thermal performance and board space efficiency.	Select only if DIP mounting is required; not suitable for automated SMT assembly or compact layouts.
74LVC126APW	Lower voltage (1.65–3.6 V), CMOS-only process - no IOFF, lower drive (±24 mA), faster propagation (~3.5 ns) but incompatible with 5 V TTL inputs.	Targeted for 3.3 V systems with LVTTL/LVCMOS interfaces; cannot replace 74ABT126DB,118 in 5 V environments.	Choose only for new 3.3 V designs; requires level-shifting if interfacing with 5 V logic.

Compared with SN74ABT126N and 74LVC126APW, the 74ABT126DB,118 uniquely combines 5 V TTL compatibility, IOFF safety, SO14 packaging, and ±64 mA drive - making it irreplaceable in industrial 5 V bus-isolation applications requiring hot-swap resilience.

Availability

74ABT126DB,118 is available at Aetrix Electronics and suitable for industrial backplane buffering, memory address bus isolation, and legacy TTL interface applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for 74ABT126DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74ABT126DB,118 belongs to Nexperia's ABT (Advanced BiCMOS Technology) logic family - engineered for high-speed, high-drive 5 V TTL-compatible bus interface with robust power-down and ESD resilience.

FAQ

Does 74ABT126DB,118 support true 5 V TTL input compatibility?

Yes. It meets full TTL input specifications: VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 4.5 V, enabling direct connection to standard 5 V TTL outputs without level translation or pull-up resistors. Input leakage remains ±1.0 μA across temperature.

What is the maximum capacitive load this device can drive reliably?

Test data confirms stable operation into 50 pF loads with tPLH/tPHL ≤ 4.4/4.6 ns at VCC = 5.0 V. With its +64 mA sink capability, it can drive up to 100 pF while maintaining setup/hold timing margins in typical industrial bus configurations.

Can 74ABT126DB,118 be used in hot-swap applications?

Yes. Its IOFF circuit limits backflow current to ±100 μA when VCC = 0 V, and it is qualified for live insertion/extraction per datasheet Section 2. Latch-up immunity exceeds 500 mA (JESD78), satisfying industrial hot-swap reliability requirements.

Is there a pin-compatible 3.3 V alternative for new low-voltage designs?

No pin-compatible 3.3 V drop-in replacement exists. The 74LVC126APW shares function but uses different pinout (TSSOP14 vs SO14), lacks IOFF, and has incompatible input thresholds - requiring PCB redesign and level-shifting for 5 V interfaces.

74ABT126DB,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Elements:: -

Number of Bits per Element:: -

Input Type:: -

Output Type:: -

Current - Output High, Low:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74ABT126DB,118 FAQ

1.How can I place an order for 74ABT126DB,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74ABT126DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74ABT126DB,118 reliable?

The price and inventory of 74ABT126DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ABT126DB,118 is usually 5 days.

3.What payment methods are accepted for 74ABT126DB,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ABT126DB,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74ABT126DB,118?

74ABT126DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74ABT126DB,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74ABT126DB,118?

For technical support, including 74ABT126DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ABT126DB,118 requirements.

6.How does Aetrix verify that 74ABT126DB,118 is sourced from the original manufacturer or authorized distributors?

All 74ABT126DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ABT126DB,118 meets industry standards.

7.What is the process for return or replacement of 74ABT126DB,118?

All 74ABT126DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74ABT126DB,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74ABT126DB,118 part is unused and in its original packaging.

Return procedure for 74ABT126DB,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…