Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 74AC11139N

Name: 74AC11139N
Brand: Texas Instruments
SKU: 74AC11139N
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AC11139N

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: -

Datasheet:: 74AC11139N.pdf

Description:: DECODER/DRIVER, AC SERIES

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,120

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AC11139N from Texas Instruments is a dual 2-line-to-4-line decoder/demultiplexer in a 16-pin plastic DIP (N) package, featuring fully buffered inputs, active-low enable inputs for cascading or data routing, and propagation delays as low as 3.5 ns at VCC = 5 V. It is designed for high-speed memory decoding and data transmission systems where system-level delay must be minimized.

For engineers reviewing the 74AC11139N datasheet, 74AC11139N pinout, 74AC11139N application, or 74AC11139N equivalent, key selection criteria include propagation delay (tPLH/tPHL), output drive strength (±24 mA at 5 V), operating temperature range (−40°C to 85°C), input voltage thresholds (VIH/VIL), and compatibility with 3-V/4.5-V/5.5-V supply rails.

Technical Context

The 74AC11139N integrates two independent 2-to-4 decoders with separate active-low enables (1G, 2G) and shared select inputs (1A/1B, 2A/2B). Each decoder drives four active-high outputs (Y0–Y3), with fully buffered inputs presenting only one normalized load to upstream logic.

Its EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm process delivers latch-up immunity of 500 mA at 125°C and supports operation across 3 V to 5.5 V. Center-pin VCC (Pin 16) and GND (Pin 8) placement reduces high-speed switching noise in dense PCB layouts.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	3 V to 5.5 V - supports mixed-voltage system interfacing and legacy 5-V TTL compatibility
Propagation Delay (tPLH/tPHL)	3.5 ns (min) / 6.6 ns (max) at VCC = 5 V - enables sub-150-MHz system clock domain decoding
Output Drive (IOL/IOH)	±24 mA at VCC = 4.5 V - sufficient to directly drive multiple 74AC inputs or small capacitive loads
Input Thresholds (VIH/VIL)	VIH = 3.15 V, VIL = 1.35 V at VCC = 4.5 V - ensures robust noise margin (>0.8 V) in noisy industrial environments
Operating Temperature	−40°C to +85°C - qualified for commercial and extended-temperature industrial applications
Power Dissipation Capacitance	47 pF per gate at f = 1 MHz - enables accurate dynamic power estimation in high-frequency routing paths

Pinout & Package

74AC11139N uses a 16-pin plastic dual in-line package (PDIP, N package) with 300-mil width. Pin 1 is 1Y1 (output), Pin 8 is GND, Pin 16 is VCC. Center-aligned power pins minimize ground bounce and supply noise during simultaneous output transitions.

Pin/Terminal	Circuit Role	Design Meaning
1	1Y1	Active-high decoded output for first decoder, channel 1 - asserts when 1G=L, 1A=0, 1B=1
2	1Y2	Active-high decoded output for first decoder, channel 2 - asserts when 1G=L, 1A=1, 1B=0
3	1Y3	Active-high decoded output for first decoder, channel 3 - asserts when 1G=L, 1A=1, 1B=1
4	GND	Ground reference for all internal logic and I/O - pin 8 is dedicated GND; pin 4 is not connected
5	2Y0	Active-high decoded output for second decoder, channel 0 - asserts when 2G=L, 2A=0, 2B=0
6	2Y1	Active-high decoded output for second decoder, channel 1 - asserts when 2G=L, 2A=0, 2B=1
7	2Y2	Active-high decoded output for second decoder, channel 2 - asserts when 2G=L, 2A=1, 2B=0
8	GND	Primary ground return path - center-pin placement reduces loop inductance for high-speed switching
9	1Y0	Active-high decoded output for first decoder, channel 0 - asserts when 1G=L, 1A=0, 1B=0
10	1A	First select input for decoder 1 - fully buffered, presents one normalized load to driving source
11	1B	Second select input for decoder 1 - fully buffered, compatible with 3-V CMOS and 5-V TTL logic levels
12	1G	Active-low enable for decoder 1 - used as data input in demux mode; disables all Y0–Y3 when high
13	VCC	Positive supply rail - center-pin placement (pin 16) minimizes supply impedance asymmetry
14	2G	Active-low enable for decoder 2 - independently controls second decoder; enables cascaded enable trees
15	2A	First select input for decoder 2 - electrically identical to 1A; allows independent address routing
16	VCC	Positive supply rail - pin 13 is not connected; pin 16 is sole VCC connection per package drawing

Key Features

Feature	Design Value
Dual independent decoders	Two 2-to-4 decoders share no internal signal paths - enables parallel address decoding without timing coupling
Active-low enable inputs (1G, 2G)	Each enable doubles as a data line in demux mode - eliminates need for external gating in 1-of-4 data distribution
Fully buffered inputs	Each input loads driving circuit with exactly one normalized AC load - ensures predictable fanout and timing across families
EPIC™ 1-μm CMOS process	Delivers 500-mA latch-up immunity at 125°C - meets industrial reliability requirements without external current limiting
Center-pin VCC/GND layout	VCC (Pin 16) and GND (Pin 8) are centered on opposite long edges - reduces simultaneous switching output (SSO) noise by >30% vs. corner-pin packages

Applications

Memory Address Decoding	High-Speed Data Routing
Use Scenario: Selecting one of four SRAM banks in a 16-bit microcontroller system with ≤15-ns access time requirement. IC Role / Device Role / Timing Role: 74AC11139N acts as a low-latency address decoder, accepting A0/A1 and chip-enable signals to assert individual bank-select lines. Use Value: Propagation delay (≤6.6 ns max at 5 V) ensures decoder overhead contributes <5% to total memory access cycle - preserving system timing margins.	Use Scenario: Distributing a single serial data stream to one of four test instrumentation channels in automated test equipment. IC Role / Device Role / Timing Role: 74AC11139N functions as a synchronous demultiplexer, using clock-synchronized select lines and enable-as-data control. Use Value: Active-low enables allow direct connection to microcontroller GPIOs without inverters; ±24-mA drive supports 50-pF trace loads at 20-MHz switching.
Cascaded Logic Expansion	Industrial I/O Multiplexing
Use Scenario: Expanding a 3-to-8 decoder tree using two 74AC11139N devices to decode 16 peripheral addresses in a PLC backplane. IC Role / Device Role / Timing Role: First 74AC11139N provides high-order address bits (A2/A3) and enables second device via 1Y0; second handles A0/A1. Use Value: Independent enables (1G/2G) eliminate external AND gates; center-pin power layout maintains signal integrity across 12-inch backplane traces.	Use Scenario: Managing eight discrete sensor inputs (temperature, pressure, flow, position ×2) through a 4-channel ADC interface in factory automation. IC Role / Device Role / Timing Role: 74AC11139N routes analog multiplexer control lines under microcontroller command, sequencing sensor reads without software overhead. Use Value: −40°C to +85°C rating ensures stable operation in unconditioned control cabinets; 47-pF Cpd enables precise power budgeting for thermal design.

Memory Address Decoding

High-Speed Data Routing

Use Scenario: Selecting one of four SRAM banks in a 16-bit microcontroller system with ≤15-ns access time requirement.

IC Role / Device Role / Timing Role: 74AC11139N acts as a low-latency address decoder, accepting A0/A1 and chip-enable signals to assert individual bank-select lines.

Use Value: Propagation delay (≤6.6 ns max at 5 V) ensures decoder overhead contributes <5% to total memory access cycle - preserving system timing margins.

Use Scenario: Distributing a single serial data stream to one of four test instrumentation channels in automated test equipment.

IC Role / Device Role / Timing Role: 74AC11139N functions as a synchronous demultiplexer, using clock-synchronized select lines and enable-as-data control.

Use Value: Active-low enables allow direct connection to microcontroller GPIOs without inverters; ±24-mA drive supports 50-pF trace loads at 20-MHz switching.

Cascaded Logic Expansion

Industrial I/O Multiplexing

Use Scenario: Expanding a 3-to-8 decoder tree using two 74AC11139N devices to decode 16 peripheral addresses in a PLC backplane.

IC Role / Device Role / Timing Role: First 74AC11139N provides high-order address bits (A2/A3) and enables second device via 1Y0; second handles A0/A1.

Use Value: Independent enables (1G/2G) eliminate external AND gates; center-pin power layout maintains signal integrity across 12-inch backplane traces.

Use Scenario: Managing eight discrete sensor inputs (temperature, pressure, flow, position ×2) through a 4-channel ADC interface in factory automation.

IC Role / Device Role / Timing Role: 74AC11139N routes analog multiplexer control lines under microcontroller command, sequencing sensor reads without software overhead.

Use Value: −40°C to +85°C rating ensures stable operation in unconditioned control cabinets; 47-pF Cpd enables precise power budgeting for thermal design.

Equivalent & Alternatives

The following parts are listed as comparable options for similar decoder/demultiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74ACT11139N	Higher drive (±24 mA at 3 V), faster tPLH (2.5 ns min at 5 V), but higher ICC (100 μA max)	Better suited for 3-V logic domains and ultra-low-delay paths; less suitable for battery-powered systems	Select 74ACT11139N when 3-V compatibility and sub-3-ns delay are required; verify supply filtering for increased di/dt
SN74LS139N	Lower speed (tPLH = 15 ns typ), TTL-compatible inputs, 16-mA drive, higher ICC (18 mA typical)	Compatible with legacy 5-V TTL systems; unsuitable for >25-MHz operation or low-power designs	Choose SN74LS139N only for cost-sensitive, non-speed-critical 5-V TTL upgrades where pinout matches

Compared with 74AC11139N, 74ACT11139N offers superior 3-V performance and speed at higher static current, while SN74LS139N provides TTL interoperability and lower cost at significantly reduced frequency capability and higher power draw.

Availability

74AC11139N is available at Aetrix Electronics and suitable for memory decoding, data routing, logic expansion, and industrial I/O multiplexing requiring stable component supply and long-term obsolescence management support.

Supply support for 74AC11139N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The 74AC logic family was engineered for high-speed, low-noise CMOS operation in commercial and industrial systems - delivering TTL-compatible speed with CMOS power efficiency and noise immunity.

FAQ

What is the maximum operating supply voltage for the 74AC11139N?

The 74AC11139N supports a supply voltage range of −0.5 V to 7 V absolute maximum, with recommended operation between 3 V and 5.5 V. Operation above 5.5 V risks exceeding internal oxide breakdown limits and is not characterized; sustained use beyond 5.5 V voids TI's warranty and may cause permanent damage to the 74AC11139N.

Does the 74AC11139N support mixed-voltage interfacing between 3.3-V and 5-V logic?

Yes - the 74AC11139N accepts input voltages from 0 V to VCC + 0.5 V and operates reliably across 3 V to 5.5 V. At VCC = 3.3 V, VIH is 2.31 V (min), allowing clean recognition of 3.3-V logic highs; at VCC = 5 V, it drives outputs to ≥3.94 V (VOH), ensuring TTL-compatible logic highs. This makes the 74AC11139N suitable for level-shifting roles within a single device.

Can the 74AC11139N be used as a 1-to-4 demultiplexer?

Yes - each decoder section (1G/1A/1B or 2G/2A/2B) functions as a 1-to-4 demultiplexer when the enable input (1G or 2G) is used as the data line and select inputs (1A/1B or 2A/2B) control output routing. The 74AC11139N's active-low enable and active-high outputs provide direct demux functionality without external inverters, simplifying PCB layout and reducing component count.

What is the thermal performance limitation of the 74AC11139N in PDIP packaging?

In the N-package (PDIP), the 74AC11139N has a maximum power dissipation of 1.1 W at TA = 55°C in still air. Its thermal resistance θJA is approximately 110°C/W, meaning junction temperature rises ~121°C above ambient at full dissipation. For continuous operation, ambient temperature must remain below 64°C to keep TJ ≤ 150°C - a constraint critical for sealed industrial enclosures where airflow is limited.

Is the 74AC11139N pin-compatible with other 74AC-series dual decoders?

Yes - the 74AC11139N shares identical pinout, function table, and electrical characteristics with 74AC11139D (SOIC) and 74AC11139PW (TSSOP) variants. All three packages use the same 16-pin configuration with identical signal assignments (e.g., Pin 1 = 1Y1, Pin 8 = GND, Pin 16 = VCC), enabling direct PCB footprint interchangeability when mechanical constraints allow.

74AC11139N Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Type:: -

Circuit:: -

Independent Circuits:: -

Current - Output High, Low:: -

Voltage Supply Source:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74AC11139N FAQ

1.How can I place an order for 74AC11139N through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AC11139N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AC11139N reliable?

The price and inventory of 74AC11139N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AC11139N is usually 5 days.

3.What payment methods are accepted for 74AC11139N?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AC11139N transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AC11139N?

74AC11139N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AC11139N order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AC11139N?

For technical support, including 74AC11139N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AC11139N requirements.

6.How does Aetrix verify that 74AC11139N is sourced from the original manufacturer or authorized distributors?

All 74AC11139N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AC11139N meets industry standards.

7.What is the process for return or replacement of 74AC11139N?

All 74AC11139N units undergo pre-shipment inspection (PSI). If there is an issue with 74AC11139N, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AC11139N part is unused and in its original packaging.

Return procedure for 74AC11139N:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…