Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 74AC11157DWR

Name: 74AC11157DWR
Brand: Texas Instruments
SKU: 74AC11157DWR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AC11157DWR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: -

Datasheet:: 74AC11157DWR.pdf

Description:: MUX, AC SERIES

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,800

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AC11157DWR from Texas Instruments is a dual 4-bit data selector/multiplexer with true output logic, 20-pin SOIC package, −40°C to +85°C operating range, 5.5 V max supply, and 3.9 ns typical propagation delay at 5 V. It routes one of two 4-bit words to four outputs using a strobe-controlled select architecture for bus switching in digital control systems.

For engineers reviewing the 74AC11157DWR datasheet, 74AC11157DWR pinout, 74AC11157DWR application, or 74AC11157DWR equivalent, key selection criteria include flow-through PCB layout support, center-pin V_CC/GND noise suppression, EPIC™ 1-µm CMOS process reliability, latch-up immunity (500 mA at 125°C), and compatibility with 3.3 V/5 V mixed-signal interfaces.

Technical Context

The 74AC11157DWR implements a dual 4-bit multiplexer function with independent A/B source selection per bit pair and a common strobe (G) enable. Its logic diagram confirms true (non-inverted) output generation without internal inversion stages between inputs and Y outputs.

It uses Texas Instruments' EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm process, enabling high-speed operation (t_PHL/t_PLH ≤ 6.4 ns at 5 V) while maintaining robust DC specs: ±24 mA output drive, ±1 µA input leakage, and 36 pF power dissipation capacitance at 1 MHz.

Key Specifications

Parameter	Value and Actual Design Meaning
Function	Dual 4-bit data selector/multiplexer with true output and common strobe enable
Supply Voltage Range	3 V to 5.5 V - supports both 3.3 V and 5 V system rails without level translation
Propagation Delay (5 V)	1.5–6.4 ns - enables sub-100 MHz bus switching in synchronous digital systems
Output Drive	±24 mA (I_OL/I_OH) - sufficient to drive standard TTL loads or multiple CMOS inputs
Operating Temperature	−40°C to +85°C - qualified for industrial-grade embedded control and instrumentation
Input Clamp Current	±20 mA - protects against transient overvoltage during hot-insertion or ESD events
Power Dissipation Cap.	36 pF - determines dynamic power consumption in high-frequency clocked applications

Pinout & Package

74AC11157DWR is housed in a 20-pin SOIC (DW) package with 0.300-inch body width and gull-wing leads. Pin spacing is 0.050 inch (1.27 mm), and lead finish is Pb-Free (RoHS-compliant) per TI's eco plan.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A, 3A, 4A	Data input A-side bits	First 4-bit source word inputs; routed to Y1–Y4 when A/B = L
1B, 2B, 3B, 4B	Data input B-side bits	Second 4-bit source word inputs; routed to Y1–Y4 when A/B = H
1Y–4Y	True data outputs	Active-high, non-inverted outputs; each corresponds to selected A/B bit pair
A/B	Source select control	Global 2:1 select line determining whether A or B inputs appear at outputs
G	Strobe enable	Active-low gate controlling output enable; Y = L when G = H (disabled)
V_CC (Pins 10, 16)	Power supply	Dual center-placed V_CC pins reduce simultaneous switching noise and improve decoupling
GND (Pins 5, 6, 7, 8)	Ground reference	Four dedicated GND pins minimize ground bounce across all 4-bit channels

Key Features

Feature	Design Value
Flow-through pin architecture	Input-to-output signal path aligned across package width, minimizing trace length and crosstalk in dense PCB layouts
Center-pin V_CC/GND configuration	Reduces high-speed switching noise by shortening power/ground loop inductance and improving return path integrity
EPIC™ 1-µm CMOS process	Delivers AC performance comparable to bipolar logic while retaining CMOS low-power advantages and latch-up immunity
500-mA latch-up immunity at 125°C	Ensures robustness against transient current surges in thermally stressed environments without requiring external current limiting
True (non-inverting) output logic	Eliminates need for external inverters in data path, reducing component count and propagation delay in bus routing applications

Applications

Industrial PLC I/O Expansion	Digital Test Equipment Multiplexing
Use Scenario: Routing sensor data from multiple analog input modules to a shared ADC channel in programmable logic controller backplanes. IC Role / Device Role / Timing Role: Dual 4-bit multiplexer selecting between two parallel 4-bit sensor data buses under microcontroller address control. Use Value: Flow-through pinout simplifies layer routing on 4-layer control board; center V_CC/GND reduces noise coupling into precision measurement paths.	Use Scenario: Switching stimulus signals between multiple DUTs (devices under test) and a single pattern generator in automated test fixtures. IC Role / Device Role / Timing Role: Strobe-gated data selector enabling synchronized signal routing with <6.4 ns skew across all 4 bits at 5 V. Use Value: ±24 mA drive strength ensures clean signal edges into 50 Ω transmission lines; true output avoids added inverter delay in timing-critical paths.
Legacy Bus Interface Translation	Embedded Microcontroller Peripherals
Use Scenario: Adapting 8-bit ISA-style peripheral data buses to modern microcontroller GPIO ports with limited pin count. IC Role / Device Role / Timing Role: 4-bit-wide 2:1 data selector consolidating dual legacy device registers onto shared data lines. Use Value: −40°C to +85°C rating supports operation in uncontrolled industrial enclosures; 5.5 V absolute max rating tolerates transient rail overshoot.	Use Scenario: Sharing a single UART or SPI interface among multiple peripheral ICs (e.g., EEPROM, temperature sensor, DAC) on an MCU development board. IC Role / Device Role / Timing Role: Data path switch enabling time-multiplexed access to peripherals without software bit-banging overhead. Use Value: Low 36 pF C_pd minimizes dynamic power draw during frequent bus arbitration; 1.5 ns min t_PLH supports >100 MHz polling rates.

Industrial PLC I/O Expansion

Digital Test Equipment Multiplexing

Use Scenario: Routing sensor data from multiple analog input modules to a shared ADC channel in programmable logic controller backplanes.

IC Role / Device Role / Timing Role: Dual 4-bit multiplexer selecting between two parallel 4-bit sensor data buses under microcontroller address control.

Use Value: Flow-through pinout simplifies layer routing on 4-layer control board; center V_CC/GND reduces noise coupling into precision measurement paths.

Use Scenario: Switching stimulus signals between multiple DUTs (devices under test) and a single pattern generator in automated test fixtures.

IC Role / Device Role / Timing Role: Strobe-gated data selector enabling synchronized signal routing with <6.4 ns skew across all 4 bits at 5 V.

Use Value: ±24 mA drive strength ensures clean signal edges into 50 Ω transmission lines; true output avoids added inverter delay in timing-critical paths.

Legacy Bus Interface Translation

Embedded Microcontroller Peripherals

Use Scenario: Adapting 8-bit ISA-style peripheral data buses to modern microcontroller GPIO ports with limited pin count.

IC Role / Device Role / Timing Role: 4-bit-wide 2:1 data selector consolidating dual legacy device registers onto shared data lines.

Use Value: −40°C to +85°C rating supports operation in uncontrolled industrial enclosures; 5.5 V absolute max rating tolerates transient rail overshoot.

Use Scenario: Sharing a single UART or SPI interface among multiple peripheral ICs (e.g., EEPROM, temperature sensor, DAC) on an MCU development board.

IC Role / Device Role / Timing Role: Data path switch enabling time-multiplexed access to peripherals without software bit-banging overhead.

Use Value: Low 36 pF C_pd minimizes dynamic power draw during frequent bus arbitration; 1.5 ns min t_PLH supports >100 MHz polling rates.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 4-bit multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74ACT157DWR	TTL-compatible input thresholds (V_IH = 2 V min), higher drive (±24 mA), same 20-pin SOIC package	Better suited for mixed 5 V TTL/CMOS systems; identical pinout and function but different input voltage specs	Select when interfacing with legacy TTL logic families requiring 2 V VIH threshold
SN74LV4052ADR	Dual 4-channel analog switch (not digital multiplexer); rail-to-rail analog operation, 100 Ω R_ON, no true logic function	Supports bidirectional analog/digital signals up to 5.5 V; lacks strobe enable and true logic output behavior	Select only for analog signal routing where digital logic-level translation is not required

Compared with 74AC11157DWR, the 74ACT157DWR offers TTL-compatible inputs for legacy integration but shares identical pinout and multiplexing function, whereas SN74LV4052ADR serves analog routing needs with no digital logic capability-making it unsuitable as a functional replacement despite similar channel count.

Availability

74AC11157DWR is available at Aetrix Electronics and suitable for industrial control systems, automated test equipment, legacy bus interface designs, and embedded microcontroller peripheral expansion requiring stable component supply and long-term design continuity.

Supply support for 74AC11157DWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The 74AC11157DWR belongs to TI's AC-series advanced CMOS logic family, designed for high-speed, low-noise digital signal routing in industrial control, instrumentation, and legacy system upgrades where reliability and noise immunity are critical.

FAQ

What is the logic function of the 74AC11157DWR?

The 74AC11157DWR is a dual 4-bit data selector/multiplexer that routes one of two 4-bit input words (A or B) to four true (non-inverted) outputs (Y1–Y4) based on the A/B select line, with output enable controlled by the active-low strobe (G) input. Its function table and logic diagram confirm direct mapping without internal inversion.

Does the 74AC11157DWR support 3.3 V operation?

Yes, the 74AC11157DWR supports 3.3 V operation within its recommended supply range of 3 V to 5.5 V. At V_CC = 3.3 V, it delivers guaranteed switching performance (t_PLH/t_PHL ≤ 9.5 ns) and meets input threshold specifications (V_IH ≥ 2.1 V, V_IL ≤ 0.9 V), making it compatible with mixed-voltage 3.3 V/5 V digital systems.

What is the purpose of the multiple V_CC and GND pins on the 74AC11157DWR?

The 74AC11157DWR features two V_CC pins (10 and 16) and four GND pins (5, 6, 7, 8) placed centrally in the SOIC-20 package to minimize high-speed switching noise. This configuration reduces power/ground loop inductance, improves decoupling effectiveness, and suppresses ground bounce across all four data channels during simultaneous switching events.

Is the 74AC11157DWR pin-compatible with the 74AC157 family?

No, the 74AC11157DWR is not pin-compatible with standard 74AC157 devices. While both perform 2:1 multiplexing, the 74AC11157DWR has 20 pins and dual 4-bit structure with separate A/B and strobe inputs, whereas 74AC157 variants are typically 16-pin quad 2:1 multiplexers with different pin assignments and no A/B global select line.

What does "EPIC™ process" mean for the 74AC11157DWR?

EPIC™ (Enhanced-Performance Implanted CMOS) is Texas Instruments' proprietary 1-µm CMOS fabrication process used for the 74AC11157DWR. It delivers bipolar-like speed (sub-6 ns propagation delay at 5 V) while retaining CMOS advantages: low static power, high noise immunity, and 500-mA latch-up immunity at 125°C-critical for industrial reliability.

74AC11157DWR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Type:: -

Circuit:: -

Independent Circuits:: -

Current - Output High, Low:: -

Voltage Supply Source:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74AC11157DWR FAQ

1.How can I place an order for 74AC11157DWR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AC11157DWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AC11157DWR reliable?

The price and inventory of 74AC11157DWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AC11157DWR is usually 5 days.

3.What payment methods are accepted for 74AC11157DWR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AC11157DWR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AC11157DWR?

74AC11157DWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AC11157DWR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AC11157DWR?

For technical support, including 74AC11157DWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AC11157DWR requirements.

6.How does Aetrix verify that 74AC11157DWR is sourced from the original manufacturer or authorized distributors?

All 74AC11157DWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AC11157DWR meets industry standards.

7.What is the process for return or replacement of 74AC11157DWR?

All 74AC11157DWR units undergo pre-shipment inspection (PSI). If there is an issue with 74AC11157DWR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AC11157DWR part is unused and in its original packaging.

Return procedure for 74AC11157DWR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…