Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi 74AC86MTC

Name: 74AC86MTC
Brand: onsemi
SKU: 74AC86MTC
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AC86MTC

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74AC86MTC.pdf

Description:: IC GATE XOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:756

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AC86MTC from onsemi is a quad 2-input exclusive-OR gate IC in TSSOP-14 package, operating from 2.0 V to 6.0 V supply, delivering ±24 mA output drive, with propagation delays as low as 1.0 ns (tPLH/tPHL at 5.0 V, CL = 40 pF), and designed for digital logic level translation and combinational logic in industrial control systems.

For engineers reviewing the 74AC86MTC datasheet, pinout, applications, or equivalent options, key selection criteria include its rail-to-rail input voltage range (−0.5 V to VCC + 0.5 V), guaranteed 24 mA sink/source capability per output, −40°C to +85°C operating temperature, and compatibility with TTL/CMOS logic families across 3.3 V and 5 V domains.

Technical Context

The 74AC86MTC implements four independent XOR gates using advanced AC CMOS technology, supporting true complementary logic with symmetrical propagation delays (tPLH ≈ tPHL) and low dynamic power dissipation (CPD = 35 pF at VCC = 5.0 V). Each gate accepts two inputs and produces one output with no internal feedback or latching behavior.

It operates under standard TTL-compatible input thresholds (VIH = 2.1 V min at VCC = 3.0 V; VIL = 0.9 V max) and delivers robust noise margins, with VOL ≤ 0.1 V at IOL = 50 mA and VOH ≥ 4.4 V at IOH = −24 mA (VCC = 4.5 V), ensuring reliable interfacing with downstream logic stages.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input XOR - enables parity generation, equality comparison, and controlled inversion in synchronous logic paths
Supply Voltage Range	2.0 V to 6.0 V - supports mixed-voltage system integration across 3.3 V and 5 V domains without level shifters
Output Drive	±24 mA - sufficient to directly drive multiple 74-series TTL inputs or small capacitive loads (< 50 pF)
Propagation Delay	1.0 ns min / 9.5 ns max (5.0 V, CL = 40 pF) - enables use in high-speed combinatorial logic up to ~100 MHz toggle rate
Input Voltage Range	−0.5 V to VCC + 0.5 V - allows safe operation with overshoot/undershoot transients common in PCB routing
Operating Temperature	−40°C to +85°C - qualified for industrial-grade embedded controllers and motor drive interface modules
Quiescent ICC	≤ 20 µA (VCC = 5.5 V) - minimizes standby power in battery-backed or energy-sensitive applications

Pinout & Package

TSSOP-14 (Case 948G), 4.4 mm × 5.0 mm body, 0.65 mm pitch, exposed pad not present, Pb-free and RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 8, 9, 11, 12	A0–A3, B0–B3 Inputs	Eight dedicated logic inputs - paired as (A0,B0), (A1,B1), (A2,B2), (A3,B3) for four independent XOR functions
3, 6, 10, 13	O0–O3 Outputs	Four buffered XOR outputs - each capable of sourcing/sinking 24 mA with rail-aligned VOH/VOL
7	GND	Ground reference for all logic and power domains - must be low-impedance connection to minimize ground bounce
14	VCC	Primary supply rail - decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin for stable AC performance

Key Features

Feature	Design Value
ICC reduced by 50%	Compared to legacy 74ALS logic - cuts static power in always-on control logic by half at same VCC
24 mA output drive	Enables direct fanout to 10+ LSTTL loads or driving 50 Ω transmission lines with minimal termination
Pb-free, RoHS-compliant	Meets IPC-J-STD-020 moisture sensitivity level 1 (MSL-1) - suitable for lead-free reflow without preconditioning
Wide VCC range (2.0–6.0 V)	Eliminates need for separate 3.3 V and 5 V logic families in multi-rail systems such as PLC I/O modules

Applications

Parity Generator	Controlled Inverter
Use Scenario: Generating odd/even parity bits for UART, SPI, or memory data buses to detect single-bit transmission errors. IC Role / Device Role / Timing Role: Combinational XOR tree - A0–A3 and B0–B3 receive parallel data bits; O0–O3 produce intermediate parity sums. Use Value: Enables real-time parity calculation with <9.5 ns delay at 5 V, meeting tight timing budgets in high-speed serial interfaces.	Use Scenario: Selectively inverting digital signals in microcontroller GPIO expansion or analog multiplexer control paths. IC Role / Device Role / Timing Role: Signal polarity selector - one input tied to control line, other to data line; output toggles state when control is high. Use Value: Provides deterministic, glitch-free inversion without external pull-ups or additional logic gates, reducing BOM count.
Equality Comparator	Phase Detector Interface
Use Scenario: Detecting match between two 4-bit register outputs in FPGA configuration monitoring or sensor calibration circuits. IC Role / Device Role / Timing Role: Bitwise equality detector - each XOR compares one bit pair; NAND of all four outputs yields match signal. Use Value: Delivers sub-10 ns match detection latency at 5 V, enabling fast fault response in safety-critical watchdog subsystems.	Use Scenario: Converting quadrature encoder signals into direction-aware pulse trains for motor position tracking. IC Role / Device Role / Timing Role: Quadrature decoding assist - XOR of A/B channel edges generates edge-doubled clock for direction resolution. Use Value: Supports encoder rates up to 10 MHz due to low propagation skew (<0.5 ns between tPLH/tPHL), improving position resolution.

Parity Generator

Controlled Inverter

Use Scenario: Generating odd/even parity bits for UART, SPI, or memory data buses to detect single-bit transmission errors.

IC Role / Device Role / Timing Role: Combinational XOR tree - A0–A3 and B0–B3 receive parallel data bits; O0–O3 produce intermediate parity sums.

Use Value: Enables real-time parity calculation with <9.5 ns delay at 5 V, meeting tight timing budgets in high-speed serial interfaces.

Use Scenario: Selectively inverting digital signals in microcontroller GPIO expansion or analog multiplexer control paths.

IC Role / Device Role / Timing Role: Signal polarity selector - one input tied to control line, other to data line; output toggles state when control is high.

Use Value: Provides deterministic, glitch-free inversion without external pull-ups or additional logic gates, reducing BOM count.

Equality Comparator

Phase Detector Interface

Use Scenario: Detecting match between two 4-bit register outputs in FPGA configuration monitoring or sensor calibration circuits.

IC Role / Device Role / Timing Role: Bitwise equality detector - each XOR compares one bit pair; NAND of all four outputs yields match signal.

Use Value: Delivers sub-10 ns match detection latency at 5 V, enabling fast fault response in safety-critical watchdog subsystems.

Use Scenario: Converting quadrature encoder signals into direction-aware pulse trains for motor position tracking.

IC Role / Device Role / Timing Role: Quadrature decoding assist - XOR of A/B channel edges generates edge-doubled clock for direction resolution.

Use Value: Supports encoder rates up to 10 MHz due to low propagation skew (<0.5 ns between tPLH/tPHL), improving position resolution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74AC86DR	SOIC-14 package (Case 751EF); identical AC electrical specs; slightly higher tPHL/tPLH max (12.5 ns vs. 9.5 ns at 5 V)	Preferred where board space allows larger SOIC footprint and thermal mass improves long-term reliability in high-temperature enclosures	Select when legacy SOIC layout reuse or manual soldering is required; not drop-in for TSSOP footprints
74LVC86AD,118	Lower VCC range (1.65–5.5 V); 24 mA drive only up to 3.3 V; CPD = 22 pF (vs. 35 pF); MSL-1 but requires 260°C peak reflow	Better suited for ultra-low-power 1.8 V/3.3 V portable devices; not recommended for 5 V industrial systems due to VIH/VIL derating	Choose for battery-powered IoT nodes where 1.8 V operation and lower dynamic power outweigh 5 V compatibility needs

Compared with SN74AC86DR and 74LVC86AD,118, the 74AC86MTC offers optimal balance of 5 V tolerance, TSSOP compactness, and industrial temperature support - making it the preferred choice for space-constrained programmable logic interfaces requiring full 2–6 V operation.

Availability

74AC86MTC is available at Aetrix Electronics and suitable for industrial control panels, motor drive interface modules, and programmable logic evaluation platforms requiring stable component supply and long-term obsolescence management.

Supply support for 74AC86MTC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and logic solutions for automotive, industrial, and cloud infrastructure markets.

The 74AC logic family was engineered for high-speed, low-power TTL/CMOS interoperability in industrial automation and instrumentation - emphasizing robust noise immunity, wide supply range, and extended temperature operation.

FAQ

What logic families is the 74AC86MTC compatible with?

The 74AC86MTC interfaces directly with TTL, LSTTL, and CMOS logic families across 3.3 V and 5 V rails. Its VIH (2.1 V min at 3.0 V) and VIL (0.9 V max) thresholds meet TTL input requirements, while its rail-to-rail output swing (VOH ≥ 4.4 V at 4.5 V) drives standard CMOS inputs. The 74AC86MTC does not require external level shifters when bridging 3.3 V microcontrollers to 5 V peripherals.

Does the 74AC86MTC support 3.3 V operation with guaranteed timing?

Yes - the 74AC86MTC is fully characterized at 3.3 V (±0.3 V), with tPLH/tPHL specified from 1.5 ns (typ) to 12.5 ns (max) at CL = 50 pF. All DC parameters including VIH, VIL, VOH, and VOL are guaranteed across the full −40°C to +85°C range at 3.3 V, making the 74AC86MTC suitable for mixed-signal systems where 3.3 V FPGAs or MCUs interface with legacy 5 V logic.

What is the maximum capacitive load the 74AC86MTC can drive reliably?

The 74AC86MTC is tested and specified up to 50 pF load capacitance (CL = 50 pF) at 3.3 V and 40 pF at 5.0 V. Driving >50 pF may increase propagation delay beyond datasheet limits and cause signal integrity issues. For heavier loads, add series termination or buffer stages. The 74AC86MTC's 24 mA drive strength supports moderate fanout but is not intended for transmission line driving without impedance matching.

Is the 74AC86MTC pinout identical across all package variants?

Yes - the 74AC86MTC (TSSOP-14), 74AC86SCX (SOIC-14), and 74AC86PC (PDIP-14) share identical pin numbering and function assignment per the standard 14-pin logic IC layout: VCC (pin 14), GND (pin 7), and symmetric A/B/O assignments across pins 1–13. This allows direct PCB footprint substitution between packages when mechanical constraints permit.

How does the 74AC86MTC handle input voltages outside the supply rail?

The 74AC86MTC permits input voltages from −0.5 V to VCC + 0.5 V per Absolute Maximum Ratings, accommodating transient overshoot/undershoot during hot-plug or ESD events. However, sustained operation outside 0 V to VCC violates Recommended Operating Conditions and may cause increased ICC or latch-up. The 74AC86MTC includes input diodes rated for ±20 mA clamp current, but external protection is advised for harsh environments.

74AC86MTC Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74AC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.9V ~ 1.65V

Input Logic Level - High:: 2.1V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 8.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74AC86MTC FAQ

1.How can I place an order for 74AC86MTC through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AC86MTC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AC86MTC reliable?

The price and inventory of 74AC86MTC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AC86MTC is usually 5 days.

3.What payment methods are accepted for 74AC86MTC?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AC86MTC transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AC86MTC?

74AC86MTC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AC86MTC order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AC86MTC?

For technical support, including 74AC86MTC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AC86MTC requirements.

6.How does Aetrix verify that 74AC86MTC is sourced from the original manufacturer or authorized distributors?

All 74AC86MTC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AC86MTC meets industry standards.

7.What is the process for return or replacement of 74AC86MTC?

All 74AC86MTC units undergo pre-shipment inspection (PSI). If there is an issue with 74AC86MTC, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AC86MTC part is unused and in its original packaging.

Return procedure for 74AC86MTC:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…