Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi 74AC86SCX_SF86755A

Name: 74AC86SCX_SF86755A
Brand: onsemi
SKU: 74AC86SCX_SF86755A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AC86SCX_SF86755A

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: 74AC86SCX_SF86755A.pdf

Description:: IC GATE XOR 4CH 2-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,046

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AC86SCX_SF86755A from onsemi is a quad 2-input exclusive-OR gate IC in SOIC-14 package, operating from 2.0 V to 6.0 V supply, delivering ±24 mA output drive, with propagation delays as low as 1.5 ns at 5.0 V, and used in digital logic level translation and parity generation circuits.

For engineers reviewing the 74AC86SCX_SF86755A datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range, output drive capability, propagation delay consistency across temperature, and SOIC-14 footprint compatibility in mixed-voltage logic systems.

Technical Context

The 74AC86SCX_SF86755A implements four independent XOR gates with TTL-compatible input thresholds and CMOS-level output swing. Each gate accepts two inputs (A_n, B_n) and produces one true-output (O_n) per channel, supporting combinational logic synthesis without internal latching or clocking.

It operates across −40°C to +85°C ambient, with guaranteed VIH/VIL thresholds at 3.0 V, 4.5 V, and 5.5 V supply rails, and supports dynamic output current up to ±75 mA under transient load conditions per output, verified at V_CC = 5.5 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input XOR - enables four independent parity or inequality comparisons per device
Supply Voltage Range	2.0 V to 6.0 V - supports direct interface with 3.3 V and 5 V logic families without level shifters
Output Drive	±24 mA - sufficient to directly drive multiple 74AC/ACT loads or small LED indicators
Propagation Delay	1.5 ns min / 9.5 ns max at 5.0 V - ensures timing predictability in high-speed combinatorial paths
Input Thresholds	VIH = 3.15 V, VIL = 1.35 V at VCC = 4.5 V - provides noise margin >0.8 V in 5 V systems
Quiescent ICC	≤20 µA at VCC = 5.5 V - enables low-static-power operation in battery-backed logic subsystems

Pinout & Package

74AC86SCX_SF86755A is housed in a 14-pin SOIC package (Case 751EF), with 1.27 mm pitch, 8.65 mm × 3.91 mm body, and Pb-free RoHS-compliant finish.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 8, 9, 11, 12	A0–A3, B0–B3 Inputs	Eight dedicated logic inputs - grouped as A/B pairs per XOR gate (e.g., Pin 1=A0, Pin 2=B0)
3, 6, 10, 13	O0–O3 Outputs	Four true-XOR outputs - each sourced/sunk independently with rail-to-rail CMOS swing
7	GND	Ground reference for all logic and power domains - must be low-impedance connection
14	VCC	Primary supply rail - decoupling capacitor required within 10 mm of this pin for stable AC performance

Key Features

Feature	Design Value
ICC reduction	50% lower quiescent current vs. legacy 74LS86 - extends battery life in portable logic modules
Output drive strength	±24 mA per output - eliminates need for external buffer stages when driving 10+ TTL loads
Pb-free & RoHS compliance	Fully compliant with EU RoHS Directive 2011/65/EU - qualified for industrial and consumer PCB assembly
Wide VCC range	2.0 V to 6.0 V operation - allows single part to serve both 3.3 V microcontroller I/O and 5 V legacy peripheral interfaces

Applications

Parity Generator/Checker	Digital Level Translation
Use Scenario: Generating or verifying even/odd parity bits across 4-bit data buses in UART or SPI peripheral interfaces. IC Role / Device Role / Timing Role: Combinational XOR logic element performing real-time bit-wise comparison without clock dependency. Use Value: Enables hardware-accelerated error detection using only four gates per 4-bit word, reducing MCU firmware overhead.	Use Scenario: Translating signal levels between 3.3 V FPGA I/O banks and 5 V sensor interface circuitry. IC Role / Device Role / Timing Role: Bidirectional logic-level shifter leveraging rail-referenced input thresholds and full-swing CMOS outputs. Use Value: Eliminates discrete resistor-divider networks while maintaining <9.5 ns propagation delay and ±24 mA drive into capacitive loads.
Control Signal Inversion	Phase Comparison
Use Scenario: Inverting enable/disable control signals in motor driver gate logic where active-low and active-high variants coexist. IC Role / Device Role / Timing Role: Configurable inverter via tied input (e.g., A0=HIGH, B0=signal → O0=¬signal). Use Value: Provides deterministic 1.5–9.5 ns delay with no additional components, preserving timing margins in safety-critical enable paths.	Use Scenario: Detecting phase misalignment between two clock domains in PLL lock monitoring or jitter measurement circuits. IC Role / Device Role / Timing Role: Zero-delay XOR-based phase detector producing pulse-width-modulated output proportional to phase difference. Use Value: Delivers sub-nanosecond resolution edge detection at 5 V supply, enabling analog-like phase error quantification without ADC.

Parity Generator/Checker

Digital Level Translation

Use Scenario: Generating or verifying even/odd parity bits across 4-bit data buses in UART or SPI peripheral interfaces.

IC Role / Device Role / Timing Role: Combinational XOR logic element performing real-time bit-wise comparison without clock dependency.

Use Value: Enables hardware-accelerated error detection using only four gates per 4-bit word, reducing MCU firmware overhead.

Use Scenario: Translating signal levels between 3.3 V FPGA I/O banks and 5 V sensor interface circuitry.

IC Role / Device Role / Timing Role: Bidirectional logic-level shifter leveraging rail-referenced input thresholds and full-swing CMOS outputs.

Use Value: Eliminates discrete resistor-divider networks while maintaining <9.5 ns propagation delay and ±24 mA drive into capacitive loads.

Control Signal Inversion

Phase Comparison

Use Scenario: Inverting enable/disable control signals in motor driver gate logic where active-low and active-high variants coexist.

IC Role / Device Role / Timing Role: Configurable inverter via tied input (e.g., A0=HIGH, B0=signal → O0=¬signal).

Use Value: Provides deterministic 1.5–9.5 ns delay with no additional components, preserving timing margins in safety-critical enable paths.

Use Scenario: Detecting phase misalignment between two clock domains in PLL lock monitoring or jitter measurement circuits.

IC Role / Device Role / Timing Role: Zero-delay XOR-based phase detector producing pulse-width-modulated output proportional to phase difference.

Use Value: Delivers sub-nanosecond resolution edge detection at 5 V supply, enabling analog-like phase error quantification without ADC.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74ACT86SCX	Higher speed (t_PLH/t_PHL = 1.0 ns typ at 5 V), but higher ICC (max 40 µA)	Better suited for >100 MHz toggle-rate applications; less optimal for ultra-low-quiescent designs	Select when propagation delay is prioritized over static power; verify layout decoupling for faster edge rates
SN74LVC2G86DCUR	Single dual-gate X2 configuration in 8-pin VSSOP; VCC = 1.65–5.5 V; IO = ±24 mA	Lower gate density per package; better for space-constrained, low-channel-count implementations	Choose when board area is critical and only one or two XOR functions are needed per location

Compared with 74AC86SCX_SF86755A, the 74ACT86SCX offers tighter timing but higher static consumption, while the SN74LVC2G86DCUR reduces footprint at the cost of gate count - selection depends on channel density, speed/power trade-off, and PCB real estate constraints.

Availability

74AC86SCX_SF86755A is available at Aetrix Electronics and suitable for industrial control logic, automotive body electronics, and communications interface design requiring stable component supply and long-term manufacturability.

Supply support for 74AC86SCX_SF86755A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The 74AC logic family was engineered for high-speed, low-power bipolar-CMOS hybrid operation in mixed-voltage digital systems, targeting interoperability between legacy 5 V and emerging 3.3 V logic domains.

FAQ

What logic family does 74AC86SCX_SF86755A belong to, and how does it differ from 74HC or 74LS variants?

The 74AC86SCX_SF86755A belongs to the Advanced CMOS (74AC) logic family. It differs from 74LS by offering CMOS-level power efficiency and rail-to-rail output swing, and from 74HC by providing higher output drive (±24 mA vs. ±4 mA) and faster propagation (1.5–9.5 ns vs. 7–20 ns). Its input thresholds are optimized for TTL compatibility while retaining CMOS quiescent current advantages.

Can 74AC86SCX_SF86755A operate reliably at 3.3 V supply, and what are its guaranteed input thresholds at that voltage?

Yes, 74AC86SCX_SF86755A is fully specified for 3.3 V operation. At V_CC = 3.0 V, VIH is guaranteed ≥2.1 V and VIL ≤0.9 V across −40°C to +85°C. These thresholds provide >1.2 V noise margin against typical 3.3 V logic noise floors, ensuring robust switching in noisy industrial environments.

Is 74AC86SCX_SF86755A pin-compatible with other 74AC86 variants such as 74AC86MTCX?

Yes, 74AC86SCX_SF86755A is pin-compatible with all standard 74AC86 variants including 74AC86MTCX. Both share identical SOIC-14 (74AC86SCX) or TSSOP-14 (74AC86MTCX) pinouts, identical logic function mapping, and matching power/ground pin locations (Pin 7 = GND, Pin 14 = V_CC). Only package dimensions and thermal characteristics differ.

Does 74AC86SCX_SF86755A support hot-swap or live-insertion into powered systems?

No, 74AC86SCX_SF86755A does not support hot-swap. Its absolute maximum ratings specify that V_CC must be applied before any input signal, and inputs must remain within −0.5 V to V_CC + 0.5 V at all times. Applying inputs prior to V_CC risks latch-up due to internal parasitic SCR activation, per onsemi's Absolute Maximum Ratings table.

What is the maximum capacitive load 74AC86SCX_SF86755A can drive while maintaining specified propagation delay?

The 74AC86SCX_SF86755A is characterized with CL = 50 pF at 25°C and CL = 40 pF across −40°C to +85°C. Driving loads beyond 50 pF increases propagation delay nonlinearly - at 100 pF, t_PHL/t_PLH degrades by ~40% versus datasheet limits. For reliable timing, keep total node capacitance ≤50 pF or add series termination if routing to longer traces.

74AC86SCX_SF86755A Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74AC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.9V ~ 1.65V

Input Logic Level - High:: 2.1V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 8.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

74AC86SCX_SF86755A FAQ

1.How can I place an order for 74AC86SCX_SF86755A through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AC86SCX_SF86755A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AC86SCX_SF86755A reliable?

The price and inventory of 74AC86SCX_SF86755A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AC86SCX_SF86755A is usually 5 days.

3.What payment methods are accepted for 74AC86SCX_SF86755A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AC86SCX_SF86755A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AC86SCX_SF86755A?

74AC86SCX_SF86755A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AC86SCX_SF86755A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AC86SCX_SF86755A?

For technical support, including 74AC86SCX_SF86755A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AC86SCX_SF86755A requirements.

6.How does Aetrix verify that 74AC86SCX_SF86755A is sourced from the original manufacturer or authorized distributors?

All 74AC86SCX_SF86755A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AC86SCX_SF86755A meets industry standards.

7.What is the process for return or replacement of 74AC86SCX_SF86755A?

All 74AC86SCX_SF86755A units undergo pre-shipment inspection (PSI). If there is an issue with 74AC86SCX_SF86755A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AC86SCX_SF86755A part is unused and in its original packaging.

Return procedure for 74AC86SCX_SF86755A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…