Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments 74ACT11074DG4

Name: 74ACT11074DG4
Brand: Texas Instruments
SKU: 74ACT11074DG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74ACT11074DG4

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: 74ACT11074DG4.pdf

Description:: IC FF D-TYPE DUAL 1BIT 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,766

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74ACT11074DG4 from Texas Instruments is a dual positive-edge-triggered D-type flip-flop with independent asynchronous clear (CLR) and preset (PRE) inputs, operating at 4.5–5.5 V supply, supporting 100 MHz clock frequency, 24 mA output drive, and –40°C to 85°C industrial temperature range - used in synchronous logic control, state machine sequencing, and data latching in digital systems.

For engineers reviewing the 74ACT11074DG4 datasheet, 74ACT11074DG4 pinout, 74ACT11074DG4 application, or 74ACT11074DG4 equivalent, this page delivers verified functional identity, SOIC-14 package mapping, timing parameters (t_su = 4.5 ns, t_PLH = 6.0 ns), TTL-compatible inputs, and validated alternatives for logic design continuity.

Technical Context

This device implements two independent edge-triggered storage elements using TI's EPIC (Enhanced-Performance Implanted CMOS) 1-µm process, enabling high-speed operation with latch-up immunity of 500 mA at 125°C. Each flip-flop features fully asynchronous PRE/CLR control, independent D input, and complementary Q/Q̅ outputs.

Logic behavior follows standard D-type operation: data transfers on CLK low-to-high transition when PRE and CLR are high; PRE=low forces Q=high regardless of CLK or D; CLR=low forces Q=low. Clock triggering is voltage-level sensitive, not dependent on rise time, ensuring robust timing across varying signal slopes.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - ensures compatibility with 5-V TTL and CMOS logic families without level-shifting.
Max Clock Frequency	100 MHz - supports high-speed synchronous control in counters, shift registers, and pipeline stages.
Setup Time (t_su)	4.5 ns - defines minimum D-input stability window before CLK edge; critical for timing closure in fast logic designs.
Propagation Delay (t_PLH/t_PHL)	6.0 ns / 5.7 ns (CLK→Q) - determines worst-case path delay in sequential logic chains.
Output Drive	±24 mA - sufficient to directly drive multiple TTL loads or fan-out to 10+ 74ACT inputs.
Input Compatibility	TTL-voltage compatible (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V) - enables seamless interfacing with legacy 74LS/74F logic without translators.
Operating Temperature	–40°C to +85°C - qualified for industrial-grade embedded control, instrumentation, and communications equipment.

Pinout & Package

74ACT11074DG4 is supplied in a 14-pin plastic small-outline integrated circuit (SOIC) package (D package), 3.90 mm body width, 1.75 mm max height, gull-wing leads, RoHS-compliant NiPdAu finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1	1PRE	Asynchronous preset for first flip-flop - active-low; forces Q1 = high independent of clock or data.
2	1Q	True output of first flip-flop - reflects stored D1 value after valid CLK edge (when PRE/CLR inactive).
3	1Q̅	Inverted output of first flip-flop - complementary to 1Q; enables direct use in differential logic paths.
4	GND	Power ground reference - center-pin placement minimizes switching noise coupling into adjacent signals.
5	2Q	True output of second flip-flop - electrically isolated from first section; supports independent state tracking.
6	2Q̅	Inverted output of second flip-flop - provides full dual-channel output capability without external inverters.
7	2PRE	Asynchronous preset for second flip-flop - functionally identical to 1PRE but isolated control domain.
8	1CLK	Clock input for first flip-flop - positive-edge triggered; voltage-level detection ensures reliable triggering.
9	1D	Data input for first flip-flop - sampled on rising CLK edge only when PRE and CLR are high.
10	1CLR	Asynchronous clear for first flip-flop - active-low; forces Q1 = low regardless of other inputs.
11	VCC	Positive supply - center-pin placement (Pin 11) reduces power-supply impedance and improves noise immunity.
12	2CLR	Asynchronous clear for second flip-flop - independent of first section; enables selective reset in multi-state systems.
13	2D	Data input for second flip-flop - supports parallel loading of two independent data bits per cycle.
14	2CLK	Clock input for second flip-flop - allows independent or synchronized operation with first section via shared CLK routing.

Key Features

Feature	Design Value
EPIC 1-µm CMOS Process	Delivers high speed (100 MHz) with low static power (ICC < 40 µA) and 500-mA latch-up immunity at 125°C.
Center-Pin VCC/GND	Reduces simultaneous switching noise by separating power/ground pins spatially - critical for stable high-frequency operation.
TTL-Compatible Inputs	Accepts standard 74LS/74F logic thresholds (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V), eliminating need for interface buffers in mixed-family systems.
Dual Independent Flip-Flops	Enables compact implementation of 2-bit registers, toggle pairs, or dual-channel synchronization without inter-section crosstalk.
Asynchronous PRE/CLR per Section	Allows immediate state initialization or forced reset during system startup, fault recovery, or mode switching - no clock dependency.

Applications

Industrial PLC I/O Latching	Digital Test Equipment Sequencing
Use Scenario: Capturing and holding sensor status (e.g., limit switch closures) in programmable logic controllers until scanned by CPU. IC Role / Device Role / Timing Role: Input register stage - stores asynchronous event edges synchronously to system clock, preventing metastability in scan cycles. Use Value: Eliminates need for external debouncing or synchronizer chains; 4.5 ns setup time ensures reliable capture at 10-MHz scan rates.	Use Scenario: Generating precise, repeatable stimulus patterns (e.g., address/data strobes) in automated test equipment. IC Role / Device Role / Timing Role: Pattern generator core - dual flip-flops implement 2-bit counter or state register driving pattern ROM or DAC interface. Use Value: 100 MHz max clock and sub-6 ns propagation enable 10-ns resolution timing control without FPGA overhead.
Communications Protocol Framing	Legacy Bus Interface Synchronization
Use Scenario: Aligning UART start-bit detection or SPI frame boundaries to internal master clock in protocol bridge ICs. IC Role / Device Role / Timing Role: Edge-aligned synchronizer - PRE/CLR resets on frame delimiter, then D inputs latch incoming bit stream on CLK edge. Use Value: Asynchronous reset ensures deterministic frame alignment; TTL-compatible inputs interface directly to RS-232 or RS-485 receivers.	Use Scenario: Interfacing modern microcontrollers to legacy ISA or VME bus peripherals requiring strict timing handshaking. IC Role / Device Role / Timing Role: Timing adapter - holds WAIT or READY signals stable across clock domain crossings between CPU and slow peripherals. Use Value: Dual-section isolation prevents bus arbitration conflicts; ±24 mA drive meets original 74ACT fan-out requirements.

Industrial PLC I/O Latching

Digital Test Equipment Sequencing

Use Scenario: Capturing and holding sensor status (e.g., limit switch closures) in programmable logic controllers until scanned by CPU.

IC Role / Device Role / Timing Role: Input register stage - stores asynchronous event edges synchronously to system clock, preventing metastability in scan cycles.

Use Value: Eliminates need for external debouncing or synchronizer chains; 4.5 ns setup time ensures reliable capture at 10-MHz scan rates.

Use Scenario: Generating precise, repeatable stimulus patterns (e.g., address/data strobes) in automated test equipment.

IC Role / Device Role / Timing Role: Pattern generator core - dual flip-flops implement 2-bit counter or state register driving pattern ROM or DAC interface.

Use Value: 100 MHz max clock and sub-6 ns propagation enable 10-ns resolution timing control without FPGA overhead.

Communications Protocol Framing

Legacy Bus Interface Synchronization

Use Scenario: Aligning UART start-bit detection or SPI frame boundaries to internal master clock in protocol bridge ICs.

IC Role / Device Role / Timing Role: Edge-aligned synchronizer - PRE/CLR resets on frame delimiter, then D inputs latch incoming bit stream on CLK edge.

Use Value: Asynchronous reset ensures deterministic frame alignment; TTL-compatible inputs interface directly to RS-232 or RS-485 receivers.

Use Scenario: Interfacing modern microcontrollers to legacy ISA or VME bus peripherals requiring strict timing handshaking.

IC Role / Device Role / Timing Role: Timing adapter - holds WAIT or READY signals stable across clock domain crossings between CPU and slow peripherals.

Use Value: Dual-section isolation prevents bus arbitration conflicts; ±24 mA drive meets original 74ACT fan-out requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT74DR	Single-package dual DFF with identical pinout, same 4.5–5.5 V supply, but lower max f_CLK (90 MHz) and higher t_su (5.5 ns).	Lacks separate PRE/CLR per section - shares common asynchronous controls, limiting independent state management.	Choose when board space is constrained and shared reset/preset suffices; verify timing margin at target clock rate.
74LCX74M	Lower-voltage (2.0–3.6 V) CMOS variant with 150 MHz f_CLK, but incompatible supply range and non-TTL input thresholds.	Requires level translation for 5-V systems; unsuitable for direct drop-in replacement in legacy 5-V designs.	Select only for new low-voltage designs; not viable for 74ACT11074DG4 retrofit due to voltage and interface mismatch.

Compared with SN74ACT74DR and 74LCX74M, the 74ACT11074DG4 uniquely provides per-section asynchronous control, TTL-compatible inputs, and guaranteed 100 MHz operation within 5-V systems - making it irreplaceable where independent preset/clear and legacy interoperability are mandatory.

Availability

74ACT11074DG4 is available at Aetrix Electronics and suitable for industrial automation, test instrumentation, communications framing, and legacy bus interface applications requiring stable component supply across extended product lifecycles.

Supply support for 74ACT11074DG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, delivering analog, embedded processing, and logic solutions with emphasis on reliability, longevity, and industrial-grade qualification.

The 74ACT11074DG4 belongs to TI's advanced CMOS logic family designed specifically for high-speed, noise-immune digital control in industrial, instrumentation, and communications infrastructure - emphasizing pin-compatible upgrade paths from bipolar TTL while maintaining backward compatibility.

FAQ

What is the maximum clock frequency supported by the 74ACT11074DG4?

The 74ACT11074DG4 is characterized for operation up to 100 MHz across the full temperature range (–40°C to +85°C), with typical maximum frequency reaching 125 MHz at 25°C. This rating is confirmed in the switching characteristics table under f_max, and applies to both flip-flop sections independently when operated within recommended V_CC (4.5–5.5 V) and load conditions (C_L = 50 pF).

Does the 74ACT11074DG4 support asynchronous reset and preset per flip-flop?

Yes, the 74ACT11074DG4 provides fully independent asynchronous preset (PRE) and clear (CLR) inputs for each of its two D-type flip-flops - Pin 1/7 for Flip-Flop 1 and Pin 12/7 (repeated labeling in datasheet) for Flip-Flop 2. Each PRE/CLR is active-low and overrides clock and data inputs, enabling deterministic state initialization without clock dependency.

Is the 74ACT11074DG4 pin-compatible with standard 74xx74 devices?

No - the 74ACT11074DG4 uses a non-standard pinout optimized for noise reduction: V_CC is at Pin 11 and GND at Pin 4 (center-positioned), unlike the conventional 74xx74 (V_CC at Pin 14, GND at Pin 7). This layout minimizes switching noise but prevents direct PCB replacement without layout revision.

What logic families can interface directly with the 74ACT11074DG4 inputs?

The 74ACT11074DG4 inputs are TTL-voltage compatible, meaning they accept V_IL ≤ 0.8 V and V_IH ≥ 2.0 V - matching standard 74LS, 74F, and earlier 74S logic families. No level-shifting is required when driven by these sources, though 3.3-V CMOS outputs may require pull-up or translation depending on actual V_OH.

What package type and lead finish does the 74ACT11074DG4 use?

The 74ACT11074DG4 is packaged in a 14-pin SOIC (D package) with 3.90 mm body width and 1.75 mm max height, featuring NiPdAu (nickel-palladium-gold) lead finish, RoHS compliance, and JEDEC MS-012 AB registration. It carries MSL Level-1 rating, permitting unlimited floor life before reflow.

74ACT11074DG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ACT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 125 MHz

Max Propagation Delay @ V, Max CL:: 8.5ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 3.5 pF

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

74ACT11074DG4 FAQ

1.How can I place an order for 74ACT11074DG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74ACT11074DG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74ACT11074DG4 reliable?

The price and inventory of 74ACT11074DG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ACT11074DG4 is usually 5 days.

3.What payment methods are accepted for 74ACT11074DG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ACT11074DG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74ACT11074DG4?

74ACT11074DG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74ACT11074DG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74ACT11074DG4?

For technical support, including 74ACT11074DG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ACT11074DG4 requirements.

6.How does Aetrix verify that 74ACT11074DG4 is sourced from the original manufacturer or authorized distributors?

All 74ACT11074DG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ACT11074DG4 meets industry standards.

7.What is the process for return or replacement of 74ACT11074DG4?

All 74ACT11074DG4 units undergo pre-shipment inspection (PSI). If there is an issue with 74ACT11074DG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74ACT11074DG4 part is unused and in its original packaging.

Return procedure for 74ACT11074DG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…