My Inquiry
My Account
Texas Instruments 74ACT11112DR
- Part No.:
- 74ACT11112DR
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- -
- Datasheet:
-
74ACT11112DR.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74ACT11112DR from Texas Instruments is a dual J-K negative-edge-triggered flip-flop with independent clear and preset inputs, operating at 4.5–5.5 V, supporting 125 MHz clock frequency, 3.5 ns minimum setup time, and TTL-voltage-compatible inputs. It performs toggle, set, reset, and data-latch functions in synchronous digital control logic for industrial timing and state-machine applications.
For engineers reviewing the 74ACT11112DR datasheet, 74ACT11112DR pinout, 74ACT11112DR application, or 74ACT11112DR equivalent, this page delivers verified functional identity, SOIC-16 package mapping, J-K flip-flop timing behavior, absolute maximum ratings, and validated alternative options for legacy logic redesign and obsolescence mitigation.
Technical Context
This device implements two independent edge-triggered storage elements using EPIC (Enhanced-Performance Implanted CMOS) 1-µm process technology, with fully buffered inputs to suppress noise coupling. Each flip-flop responds exclusively to the negative-going transition of CLK while PRE and CLR operate asynchronously at active-low logic levels.
Its flow-through architecture and center-pin VCC/GND placement reduce high-speed switching noise and improve PCB layout efficiency. The device meets TTL input voltage thresholds (VIH = 2 V min, VIL = 0.8 V max) while delivering CMOS-level output drive (±24 mA) and latch-up immunity of 500 mA at 125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74ACT - advanced CMOS with TTL-compatible inputs and fast propagation |
| Function | Dual J-K negative-edge-triggered flip-flop with asynchronous PRE/CLR |
| Supply Voltage | 4.5–5.5 V - compatible with standard 5 V digital systems |
| Max Clock Frequency | 125 MHz - supports high-speed synchronous state machines |
| Propagation Delay | tPLH/tPHL ≤ 7.7 ns - ensures tight timing margins in pipeline logic |
| Input Compatibility | TTL-level (VIH ≥ 2 V, VIL ≤ 0.8 V) - interoperable with legacy 74LS/TTL sources |
| Operating Temperature | –40°C to +85°C - qualified for industrial ambient environments |
Pinout & Package
74ACT11112DR is housed in a 16-pin SOIC (Small-Outline Integrated Circuit) package with 300-mil width, gull-wing leads, and JEDEC MS-012AC compliant footprint. Pin 1 is marked by a beveled corner or dot; VCC (Pin 16) and GND (Pin 8) are centrally located to minimize ground bounce.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1PRE, 2PRE | Asynchronous preset (active-low) | Forces Q = H / Q̅ = L independently of clock; overrides all other inputs |
| 1CLR, 2CLR | Asynchronous clear (active-low) | Forces Q = L / Q̅ = H independently of clock; overrides all other inputs |
| 1CLK, 2CLK | Clock input (negative-edge sensitive) | Triggers state update on falling edge only; threshold-based, not slew-rate dependent |
| 1J, 1K, 2J, 2K | Data inputs | Define next-state logic per J-K truth table; J=K=H enables toggle mode |
| 1Q, 2Q | True outputs | Complement of Q̅; fan-out capable of driving ≥20 74ACT loads |
| 1Q̅, 2Q̅ | Inverted outputs | Complement of Q; provides dual-phase outputs without external inverters |
| VCC (Pin 16) | Positive supply | Center-pin placement reduces simultaneous switching noise in high-frequency operation |
| GND (Pin 8) | Ground reference | Paired with VCC for low-inductance power delivery and improved signal integrity |
Key Features
| Feature | Design Value |
|---|---|
| EPIC 1-µm CMOS process | Enables 125 MHz operation with low static current (ICC ≤ 40 µA) and high noise immunity |
| Flow-through pin architecture | Minimizes trace crossing and layer transitions on PCBs, reducing parasitic capacitance |
| Fully buffered inputs | Isolates internal logic from board-level transients, improving reliability in noisy industrial environments |
| 500 mA latch-up immunity at 125°C | Ensures robustness against ESD-induced latch-up in thermally stressed systems |
| TTL-voltage-compatible inputs | Allows direct interfacing with legacy 74LS, 74F, and microcontroller GPIO without level-shifting |
Applications
| Industrial PLC Control Logic | Digital Test Equipment Sequencing |
|---|---|
Use Scenario: Synchronizing sensor sampling and actuator enable signals across multiple I/O modules in a programmable logic controller. IC Role / Device Role / Timing Role: Dual J-K flip-flop providing edge-triggered register storage for state-holding and sequence advancement in ladder-logic emulation. Use Value: Asynchronous PRE/CLR allows immediate reset of machine states during fault conditions; negative-edge triggering avoids metastability with system clock domains. |
Use Scenario: Generating precise stimulus patterns and capture windows in automated test equipment for IC functional validation. IC Role / Device Role / Timing Role: Clock-synchronized data latch and toggle generator controlling pattern generator enable and strobe timing. Use Value: 125 MHz max clock and 3.5 ns setup time support sub-8 ns timing resolution; dual independent sections reduce component count per channel. |
| Legacy System Board Replacement | High-Noise Motor Drive Interface |
Use Scenario: Replacing obsolete 74LS112 or 74F112 in field-deployed instrumentation where PCB layout cannot be modified. IC Role / Device Role / Timing Role: Pin-compatible logic upgrade delivering higher speed, lower power, and improved noise margin over bipolar predecessors. Use Value: TTL-compatible inputs and identical SOIC-16 footprint allow drop-in replacement; 5.5 V tolerance accommodates aging power supplies. |
Use Scenario: Isolating control logic from high dv/dt noise generated by IGBT gate drivers in variable-frequency motor drives. IC Role / Device Role / Timing Role: Debounced and synchronized interface between microcontroller PWM outputs and power stage enable signals. Use Value: Fully buffered inputs reject coupled transients; center-pin VCC/GND minimizes ground loop noise injection into logic paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT112DR | Same logic function, identical pinout, but single J-K flip-flop per package (dual required for equivalent functionality) | Requires two units to match 74ACT11112DR's dual-channel density; increases board area and BOM line items | Select when design requires independent supply decoupling per flip-flop or staggered layout constraints |
| 74ACT74DR | D-type dual flip-flop (not J-K); no toggle mode; different setup/hold timing (tsu = 4.5 ns vs. 3.5 ns) | Cannot replicate J-K toggle or asynchronous preset/clear behavior without additional gates; unsuitable for state-machine loops requiring inherent toggle | Select only if application uses only D-register behavior and timing budget permits 1 ns longer setup requirement |
Compared with SN74ACT112DR and 74ACT74DR, the 74ACT11112DR uniquely integrates two full J-K flip-flops with asynchronous controls in one SOIC-16 package, enabling compact, self-contained state sequencing without external combinational logic or duplication overhead.
Availability
74ACT11112DR is available at Aetrix Electronics and suitable for industrial automation, test equipment development, legacy system repair, and high-noise embedded control applications requiring stable component supply and long-term obsolescence management.
Supply support for 74ACT11112DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, logic, and power management ICs for industrial, automotive, and communications markets.
The 74ACT11112DR belongs to TI's Advanced CMOS (ACT) logic family, engineered for high-speed, low-power, TTL-compatible digital control in industrial and instrumentation systems where reliability and noise immunity are critical.
FAQ
What is the logic function and trigger type of the 74ACT11112DR?
The 74ACT11112DR contains two independent J-K negative-edge-triggered flip-flops with asynchronous active-low preset (PRE) and clear (CLR) inputs. Data at J and K inputs is latched on the falling edge of CLK, while PRE and CLR override clocked behavior to force Q high or low regardless of clock state. This makes the 74ACT11112DR suitable for synchronous state machines with emergency reset capability.
Is the 74ACT11112DR pin-compatible with older 74LS112 or 74F112 devices?
Yes - the 74ACT11112DR uses the same SOIC-16 (D) package and identical pin assignment as the 74LS112 and 74F112, including matching PRE, CLR, CLK, J, K, Q, and Q̅ positions. Its TTL-compatible input thresholds (VIH ≥ 2 V, VIL ≤ 0.8 V) ensure direct substitution without circuit modification, though designers must verify VCC tolerance (4.5–5.5 V) and timing margins.
What are the absolute maximum ratings for the 74ACT11112DR?
The 74ACT11112DR has an absolute maximum supply voltage of –0.5 V to 7 V, input/output voltage range of –0.5 V to VCC + 0.5 V, continuous output current of ±50 mA, and storage temperature range of –65°C to +150°C. Exceeding these limits may cause permanent damage; operation outside recommended conditions (e.g., VCC = 4.5–5.5 V, TA = –40°C to +85°C) is not guaranteed.
Does the 74ACT11112DR support toggle mode, and how is it configured?
Yes - the 74ACT11112DR supports toggle mode when both J and K inputs are held high. On each negative clock edge, the output Q changes state (Qn+1 = Q̅n), enabling divide-by-2 frequency division or binary counter stages. This behavior is defined in the function table and requires no external feedback; the 74ACT11112DR inherently supports it without added logic.
What packaging and environmental compliance information applies to the 74ACT11112DR?
The 74ACT11112DR is supplied in an obsolete SOIC-16 (D) package with Pb-Free (RoHS-compliant) finish, though TI's official status is "OBSOLETE" with no active eco-plan defined. It meets industrial temperature grading (–40°C to +85°C) and features 500 mA latch-up immunity at 125°C. No MSL rating is published, and moisture sensitivity should be managed per standard SOIC handling protocols.
74ACT11112DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Type:
- -
- Output Type:
- -
- Number of Elements:
- -
- Number of Bits per Element:
- -
- Clock Frequency:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Trigger Type:
- -
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Iq):
- -
- Input Capacitance:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
74ACT11112DR FAQ
1.How can I place an order for 74ACT11112DR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74ACT11112DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74ACT11112DR reliable?
The price and inventory of 74ACT11112DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ACT11112DR is usually 5 days.
3.What payment methods are accepted for 74ACT11112DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ACT11112DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74ACT11112DR?
74ACT11112DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74ACT11112DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74ACT11112DR?
For technical support, including 74ACT11112DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ACT11112DR requirements.
6.How does Aetrix verify that 74ACT11112DR is sourced from the original manufacturer or authorized distributors?
All 74ACT11112DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ACT11112DR meets industry standards.
7.What is the process for return or replacement of 74ACT11112DR?
All 74ACT11112DR units undergo pre-shipment inspection (PSI). If there is an issue with 74ACT11112DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74ACT11112DR part is unused and in its original packaging.
Return procedure for 74ACT11112DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74ACT11112DR Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
