Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 74ACT11151D

Name: 74ACT11151D
Brand: Texas Instruments
SKU: 74ACT11151D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74ACT11151D

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: -

Datasheet:: 74ACT11151D.pdf

Description:: MUX, ACT SERIES

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:950

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74ACT11151D from Texas Instruments is an 8-line to 1-line TTL-compatible CMOS multiplexer with dual complementary outputs (Y and W), flow-through pinout, and EPIC 1-µm process technology. It operates from −40°C to 85°C at 4.5–5.5 V, delivers ±24 mA output drive, and supports Boolean function generation and parallel-to-serial conversion in industrial control logic.

For engineers reviewing the 74ACT11151D datasheet, 74ACT11151D pinout, 74ACT11151D application, or 74ACT11151D equivalent, key selection criteria include its dual-output architecture (Y active-high, W active-low), strobe-enabled enable logic (G low = enabled), center-pin V_CC/GND noise suppression, and SOIC-16 package compatibility with legacy DIP footprints.

Technical Context

The 74ACT11151D implements full binary decoding of three select lines (A, B, C) to route one of eight data inputs (D0–D7) to complementary outputs Y and W. Its strobe input G forces Y = L and W = H when high, providing synchronous enable/disable control independent of select state.

Designed using TI's EPIC (Enhanced-Performance Implanted CMOS) 1-µm process, it achieves TTL-voltage compatibility (V_IL ≤ 0.8 V, V_IH ≥ 2 V) while maintaining CMOS power efficiency (I_CC ≤ 80 µA at 5.5 V). Flow-through architecture places inputs and outputs on opposite sides of the SOIC-16 package to minimize trace crossovers.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage (V_CC)	4.5 V to 5.5 V - ensures compatibility with 5-V TTL and CMOS systems without level-shifting.
Propagation delay (t_PLH/t_PHL, D→Y)	2.2 ns to 8.8 ns - enables high-speed data routing in real-time logic sequencing applications.
Output drive (I_OL/I_OH)	±24 mA - supports direct fan-out to multiple 74ACT/74ALS loads without buffers.
Input voltage thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2 V - guarantees reliable interfacing with standard TTL outputs.
Operating temperature	−40°C to +85°C - validated for use in industrial environments without derating.
Power dissipation capacitance (C_pd)	56 pF - allows accurate dynamic power estimation at 1 MHz switching frequency.

Pinout & Package

74ACT11151D is housed in a 16-pin plastic small-outline integrated circuit (SOIC) package (Package Drawing D), with center-pin V_CC (Pin 16) and GND (Pin 8) placement to reduce high-speed switching noise.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 15	Data inputs D0–D7	Asynchronous data sources selected by A/B/C; high-impedance when G = H.
9, 10, 11	Select inputs A, B, C	Binary address lines determining which D-input appears at Y/W outputs.
8	GND	Reference ground plane; center location minimizes return-path inductance.
12	Strobe (G)	Active-low enable: G = L enables multiplexing; G = H forces Y = L, W = H.
13	Complementary output W	Active-low mirror of Y output - eliminates need for external inverter in enable-synchronized logic.
14	True output Y	Selected D-input passed through when G = L; high-impedance when G = H.
16	V_CC	5-V supply rail; center placement reduces simultaneous switching noise coupling.

Key Features

Feature	Design Value
Dual complementary outputs (Y and W)	Eliminates external inverters in enable-gated logic trees and simplifies active-low signal distribution.
Flow-through pinout (inputs left, outputs right)	Reduces PCB trace length and layer count in dense logic layouts, improving signal integrity.
Center-pin V_CC and GND	Minimizes ground bounce and supply ripple during high-frequency switching transitions.
TTL-voltage compatible inputs	Direct interface with legacy 74LS/74ALS families without level translators or pull-ups.
500-mA latch-up immunity at 125°C	Ensures robust operation under transient overvoltage or ESD stress in unregulated industrial settings.

Applications

Industrial PLC I/O Expansion	Legacy System Bus Arbitration
Use Scenario: Multiplexing discrete sensor inputs (limit switches, photoeyes) into a shared microcontroller ADC or GPIO port. IC Role / Device Role / Timing Role: Data selector enabling time-division sampling of 8 digital inputs via 3-bit address bus and strobe handshake. Use Value: Reduces required MCU pins by 5 while maintaining deterministic access timing (max 8.8 ns D→Y delay).	Use Scenario: Resolving contention among multiple 8-bit peripheral devices sharing a common data bus in retro-computing or test equipment. IC Role / Device Role / Timing Role: Strobe-controlled source selector that isolates inactive peripherals and prevents bus conflicts. Use Value: G-input synchronization ensures clean bus release before next device activation, avoiding metastability.
Programmable Logic Function Generator	Parallel-to-Serial Shift Register Emulation
Use Scenario: Implementing custom combinational logic (e.g., parity generator, address decoder) using D0–D7 as truth-table entries. IC Role / Device Role / Timing Role: Hardware-based lookup table where A/B/C act as address bits and D0–D7 encode minterms. Use Value: Achieves sub-10 ns propagation for 3-input logic functions without FPGA configuration overhead.	Use Scenario: Converting parallel status words from a sensor array into a serial bitstream for UART or SPI transmission. IC Role / Device Role / Timing Role: Clock-driven multiplexer where A/B/C are incremented externally to sequence D0–D7 onto Y/W outputs. Use Value: Dual outputs allow simultaneous clocked capture of current bit (Y) and inverted bit (W) for differential signaling.

Industrial PLC I/O Expansion

Legacy System Bus Arbitration

Use Scenario: Multiplexing discrete sensor inputs (limit switches, photoeyes) into a shared microcontroller ADC or GPIO port.

IC Role / Device Role / Timing Role: Data selector enabling time-division sampling of 8 digital inputs via 3-bit address bus and strobe handshake.

Use Value: Reduces required MCU pins by 5 while maintaining deterministic access timing (max 8.8 ns D→Y delay).

Use Scenario: Resolving contention among multiple 8-bit peripheral devices sharing a common data bus in retro-computing or test equipment.

IC Role / Device Role / Timing Role: Strobe-controlled source selector that isolates inactive peripherals and prevents bus conflicts.

Use Value: G-input synchronization ensures clean bus release before next device activation, avoiding metastability.

Programmable Logic Function Generator

Parallel-to-Serial Shift Register Emulation

Use Scenario: Implementing custom combinational logic (e.g., parity generator, address decoder) using D0–D7 as truth-table entries.

IC Role / Device Role / Timing Role: Hardware-based lookup table where A/B/C act as address bits and D0–D7 encode minterms.

Use Value: Achieves sub-10 ns propagation for 3-input logic functions without FPGA configuration overhead.

Use Scenario: Converting parallel status words from a sensor array into a serial bitstream for UART or SPI transmission.

IC Role / Device Role / Timing Role: Clock-driven multiplexer where A/B/C are incremented externally to sequence D0–D7 onto Y/W outputs.

Use Value: Dual outputs allow simultaneous clocked capture of current bit (Y) and inverted bit (W) for differential signaling.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 8-to-1 multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74ACT151N	Identical logic function and pinout in PDIP-16; same AC/DC specs but higher package inductance.	Lacks flow-through layout and center V_CC/GND; less suitable for high-density PCBs.	Prefer 74ACT11151D for new SOIC-based designs requiring lower noise and better layout efficiency.
SN74LV151A	3.3-V only (2.0–3.6 V); lower drive (±12 mA); no TTL input compatibility; LVCMOS thresholds.	Not interoperable with 5-V TTL buses; requires level translation if mixed-voltage interfacing needed.	Choose SN74LV151A only in pure 3.3-V systems where power reduction outweighs interface flexibility.

Compared with 74ACT151N and SN74LV151A, the 74ACT11151D uniquely combines 5-V TTL compatibility, SOIC-16 flow-through routing, and dual complementary outputs-making it optimal for industrial upgrades and mixed-logic legacy integration where signal integrity and pin efficiency are critical.

Availability

74ACT11151D is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy system bus arbitration, and programmable logic function generation requiring stable component supply and long-term obsolescence mitigation support.

Supply support for 74ACT11151D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The 74ACT11151D belongs to TI's Advanced CMOS (ACT) logic family, designed specifically for high-speed, low-noise 5-V digital systems requiring TTL compatibility and robust latch-up immunity.

FAQ

What is the function of the strobe input (G) on the 74ACT11151D?

The strobe input (G) on the 74ACT11151D is an active-low enable control. When G is low, the device routes the selected D-input (per A/B/C) to output Y and its complement to W. When G is high, Y is forced low and W is forced high regardless of select inputs-providing synchronous disable capability essential for bus isolation and hazard-free state transitions in the 74ACT11151D.

Does the 74ACT11151D support 3.3-V operation?

No, the 74ACT11151D is specified only for 4.5 V to 5.5 V operation per its recommended conditions. Its TTL-compatible input thresholds (V_IH ≥ 2 V, V_IL ≤ 0.8 V) and output drive characteristics are optimized for 5-V systems. Using the 74ACT11151D below 4.5 V risks incorrect logic levels, increased propagation delay, and potential functional failure.

How does the flow-through architecture of the 74ACT11151D improve PCB layout?

The flow-through architecture of the 74ACT11151D positions all data inputs (D0–D7) on the left side and outputs (Y, W, A, B, C, G) on the right side of the SOIC-16 package. This allows straight-line routing without layer jumps or vias between adjacent logic stages, reducing trace inductance, crosstalk, and design iteration time-especially valuable in compact industrial control boards using the 74ACT11151D.

Is the 74ACT11151D pin-compatible with the 74LS151?

No, the 74ACT11151D is not pin-compatible with the 74LS151. While both are 8-to-1 multiplexers with dual outputs, the 74ACT11151D uses a flow-through pinout (e.g., D0–D7 on Pins 1–7,15; Y/W on Pins 14,13), whereas the 74LS151 places outputs and selects differently. The 74ACT11151D also has center-pin V_CC/GND (Pins 16/8), unlike the corner-pin arrangement of the 74LS151-requiring PCB redesign for substitution.

What is the significance of the EPIC process used in the 74ACT11151D?

The EPIC (Enhanced-Performance Implanted CMOS) 1-µm process used in the 74ACT11151D delivers superior speed-power trade-offs versus standard CMOS: it enables 5-V TTL-compatible input thresholds while maintaining low static current (I_CC ≤ 80 µA) and high latch-up immunity (500 mA at 125°C). This process is foundational to the 74ACT11151D's reliability in noisy industrial environments.

74ACT11151D Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Type:: -

Circuit:: -

Independent Circuits:: -

Current - Output High, Low:: -

Voltage Supply Source:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74ACT11151D FAQ

1.How can I place an order for 74ACT11151D through Aetrix?

Please submit a Request for Quotation (RFQ) for 74ACT11151D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74ACT11151D reliable?

The price and inventory of 74ACT11151D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ACT11151D is usually 5 days.

3.What payment methods are accepted for 74ACT11151D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ACT11151D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74ACT11151D?

74ACT11151D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74ACT11151D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74ACT11151D?

For technical support, including 74ACT11151D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ACT11151D requirements.

6.How does Aetrix verify that 74ACT11151D is sourced from the original manufacturer or authorized distributors?

All 74ACT11151D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ACT11151D meets industry standards.

7.What is the process for return or replacement of 74ACT11151D?

All 74ACT11151D units undergo pre-shipment inspection (PSI). If there is an issue with 74ACT11151D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74ACT11151D part is unused and in its original packaging.

Return procedure for 74ACT11151D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…