NXP Semiconductors 74AHC02D,112
- Part No.:
- 74AHC02D,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74AHC02D,112.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:15,934
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHC02D,112 from Nexperia is a quad 2-input NOR gate in SO14 (SOT108-1) package, designed for high-speed CMOS logic interfacing with LSTTL-compatible pinout. It operates from 2.0 V to 5.5 V, delivers propagation delay as low as 2.9 ns (VCC = 4.5–5.5 V, CL = 15 pF), supports -40 °C to +125 °C ambient range, and features Schmitt-trigger inputs for noise immunity-used in address decoding, control signal arbitration, and bus isolation circuits.
For engineers reviewing the 74AHC02D,112 datasheet, 74AHC02D,112 pinout, 74AHC02D,112 application, or 74AHC02D,112 equivalent, this page provides verified functional identity, SO14 pin mapping, TTL/CMOS input-level distinction, ESD robustness (HBM >2000 V), and real-world timing behavior under load-critical for deterministic logic design in industrial control and instrumentation systems.
Technical Context
This device implements four independent 2-input NOR gates using Si-gate CMOS technology, compliant with JEDEC Std 7-A and pin-compatible with LSTTL. Its Schmitt-trigger inputs accept voltages exceeding VCC, enabling reliable level translation across mixed-voltage domains.
Static performance includes VIH = 3.85 V (min, VCC = 5.5 V) and VOL = 0.36 V (max, IO = 8.0 mA), while dynamic operation achieves tpd ≤ 5.5 ns at 5.5 V/15 pF. Input leakage remains ≤2.0 μA over full temperature range, supporting low-power standby states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NOR - enables compact implementation of four independent OR-invert operations in one IC |
| Supply Voltage Range | 2.0 V to 5.5 V - supports dual-rail systems (e.g., 3.3 V logic with 5 V legacy interface) |
| Propagation Delay | 2.9 ns typical (VCC = 4.5–5.5 V, CL = 15 pF) - ensures sub-5 ns timing margin for 100 MHz synchronous control paths |
| Input Threshold | CMOS-level (VIH = 3.85 V min @ VCC = 5.5 V) - guarantees clean switching with standard 3.3 V/5 V outputs |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets IEC 61000-4-2 Level 2 for board-level handling without additional protection |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor drives |
| Output Drive | ±8.0 mA (IOH/IOL) - sufficient to directly drive multiple 74-series inputs or small LEDs without buffering |
Pinout & Package
74AHC02D,112 uses the SO14 (SOT108-1) plastic small outline package: 14-lead, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, JEDEC MS-012 compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | 1Y, 2Y, 3Y, 4Y | Active-low NOR outputs - each sinks or sources up to 8 mA; open-drain behavior not supported |
| 2, 5, 8, 11 | 1A, 2A, 3A, 4A | Primary data inputs - Schmitt-triggered for hysteresis; tolerate VI > VCC up to +7.0 V |
| 3, 6, 9, 12 | 1B, 2B, 3B, 4B | Secondary data inputs - identical electrical characteristics to A inputs; no internal tie-off |
| 7 | GND | Ground reference - must be connected to system 0 V plane; decoupling capacitor required within 5 mm |
| 14 | VCC | Positive supply - requires local 100 nF ceramic bypass capacitor; voltage must remain within 2.0–5.5 V |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Provides 0.3–0.5 V hysteresis per input, rejecting fast transients on noisy control lines (e.g., relay feedback, motor commutation) |
| Wide supply range | 2.0–5.5 V operation allows direct use in both 3.3 V microcontroller systems and 5 V legacy backplanes |
| LSTTL pin compatibility | Exact SO14 footprint and signal ordering enable drop-in replacement of 74LS02 without PCB redesign |
| High ESD immunity | HBM >2000 V and CDM >1000 V reduce need for external TVS diodes in field-deployed equipment |
| Extended temperature grade | -40 °C to +125 °C rating supports deployment in sealed enclosures with minimal airflow (e.g., PLC I/O modules) |
Applications
| Industrial Control Logic | Microcontroller Bus Interface |
|---|---|
|
Use Scenario: Generating chip-select signals for SPI peripherals in programmable logic controllers where multiple sensors share a common bus. IC Role / Device Role / Timing Role: NOR gate combines address bits and enable signals to produce synchronized, glitch-free CS assertions with <5 ns skew. Use Value: Eliminates need for discrete resistor networks or FPGA logic resources-reduces BOM count and routing complexity. |
Use Scenario: Level-shifting and signal conditioning between 3.3 V ARM Cortex-M peripherals and 5 V analog front-end ICs. IC Role / Device Role / Timing Role: Acts as bidirectional voltage translator via CMOS threshold alignment and rail-tolerant inputs. Use Value: Maintains sub-10 ns propagation delay across voltage domains without external biasing or direction control. |
| Power Sequencing Monitor | Reset Signal Combiner |
|
Use Scenario: Validating power rail readiness (VDDA, VDDD, VCC_IO) before releasing processor reset in embedded systems. IC Role / Device Role / Timing Role: Four NOR gates monitor individual rail OK signals; output asserts only when all rails are stable. Use Value: Provides hardware-enforced sequencing with zero software dependency and <100 ns response to rail fault. |
Use Scenario: Merging watchdog timeout, manual reset, and brown-out detector outputs into a single system reset line. IC Role / Device Role / Timing Role: Implements active-low OR logic (via NOR inversion) to guarantee reset assertion on any fault condition. Use Value: Ensures deterministic reset assertion timing (<7 ns jitter) unaffected by MCU clock domain boundaries. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT02D,112 | TTL-compatible input thresholds (VIH = 2.0 V min), otherwise identical SO14 packaging and timing | Better suited for direct interfacing with 5 V TTL outputs without level shifters | Select when driving from legacy 74LS/74F logic families; avoid if interfacing exclusively with 3.3 V CMOS |
| SN74LVC02APWR | Lower VCC range (1.65–5.5 V), higher drive (±24 mA), but no Schmitt-trigger inputs | Requires clean input edges; unsuitable for noisy industrial environments without external filtering | Prefer for high-speed, low-voltage portable designs where input noise immunity is not critical |
Compared with 74AHC02D,112, the 74AHCT02D,112 offers guaranteed TTL-level recognition at 5 V but sacrifices rail-to-rail input tolerance, while SN74LVC02APWR trades Schmitt-trigger robustness for higher drive strength and lower minimum supply-making the AHC variant optimal for mixed-signal industrial systems demanding noise resilience and wide voltage support.
Availability
74AHC02D,112 is available at Aetrix Electronics and suitable for industrial control logic, microcontroller bus interface, power sequencing monitors, and reset signal combiners requiring stable component supply across extended temperature ranges.
Supply support for 74AHC02D,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74AHC series targets high-speed, low-power CMOS logic applications requiring LSTTL compatibility, wide supply range, and robust operation in harsh thermal environments.
FAQ
Can 74AHC02D,112 operate reliably at 2.0 V supply?
Yes. The device is fully specified down to 2.0 V: propagation delay is 7.9 ns max (CL = 15 pF), VOH ≥1.5 V, and VOL ≤0.5 V at IO = 4.0 mA. Input thresholds scale with VCC, maintaining correct logic interpretation across the entire 2.0–5.5 V range.
What is the purpose of the Schmitt-trigger inputs?
Schmitt-trigger inputs provide hysteresis (typically 0.3–0.5 V) to reject noise on slow-rising or noisy control signals-such as those from mechanical switches, relay contacts, or long PCB traces-preventing false triggering during signal transitions.
Is the SO14 package RoHS-compliant and lead-free?
Yes. The SOT108-1 package used for 74AHC02D,112 is lead-free and RoHS-compliant per EU Directive 2011/65/EU, with matte tin (Sn) lead finish and halogen-free molding compound, certified in Nexperia's product compliance documentation.
How does 74AHC02D,112 differ from 74HC02?
74AHC02D,112 offers higher speed (2.9 ns vs. ~7 ns typical), lower ICC (2.0 μA vs. ~4 μA), improved noise immunity via Schmitt-trigger inputs, and tighter VOH/VOL specs at high drive currents-making it suitable for modern high-density, low-noise digital systems.
74AHC02D,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74AHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.5V ~ 1.65V
- Input Logic Level - High:
- 1.5V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74AHC02D,112 FAQ
1.How can I place an order for 74AHC02D,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHC02D,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHC02D,112 reliable?
The price and inventory of 74AHC02D,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC02D,112 is usually 5 days.
3.What payment methods are accepted for 74AHC02D,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC02D,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHC02D,112?
74AHC02D,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHC02D,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHC02D,112?
For technical support, including 74AHC02D,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC02D,112 requirements.
6.How does Aetrix verify that 74AHC02D,112 is sourced from the original manufacturer or authorized distributors?
All 74AHC02D,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC02D,112 meets industry standards.
7.What is the process for return or replacement of 74AHC02D,112?
All 74AHC02D,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC02D,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHC02D,112 part is unused and in its original packaging.
Return procedure for 74AHC02D,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHC02D,112 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

