Nexperia USA Inc. 74AHC123AD,112
- Part No.:
- 74AHC123AD,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74AHC123AD,112.pdf
- Description:
- IC MULTIVIBRATOR 5.1NS 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,743
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHC123AD,112 from Nexperia is a dual retriggerable monostable multivibrator with independent reset inputs, operating from 2.0 V to 5.5 V supply, featuring Schmitt-trigger inputs, overvoltage-tolerant I/O up to 5.5 V, and specified for -40 °C to +125 °C. It generates programmable output pulses via external REXT/CEXT networks and supports pulse extension via edge-triggered retriggering on either input (nA or nB), enabling precise timing control in digital logic systems.
For engineers reviewing the 74AHC123AD,112 datasheet, 74AHC123AD,112 pinout, 74AHC123AD,112 application, or 74AHC123AD,112 equivalent, key selection criteria include its dual-channel retriggerable architecture, TTL- or CMOS-level compatibility (AHC variant), SO16 package thermal performance, and direct reset functionality for deterministic pulse termination in noise-prone environments.
Technical Context
This device implements two independent monostable circuits, each with separate negative-edge (nA) and positive-edge (nB) trigger inputs, active-low direct reset (nRD), complementary outputs (nQ/nQ), and external timing network connections (nREXT/CEXT, nCEXT). Pulse width tW is programmable per channel using CEXT ≥ 10 nF and REXT = 1–5 kΩ, with typical values of 100 ns (CEXT = 28 pF, REXT = 2 kΩ) to 1.15 ms (CEXT = 0.1 μF, REXT = 10 kΩ) at VCC = 5.0 V.
Each monostable supports retriggering during an active output pulse to extend duration indefinitely-enabling 100 % duty factor generation-and immediate termination via LOW-going edge on nRD. Input hysteresis (Schmitt action), overvoltage tolerance, and latch-up immunity (>100 mA) ensure robust operation in mixed-voltage and electrically noisy industrial interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.0 V to 5.5 V - enables interoperability across 3.3 V and 5 V logic domains without level shifters. |
| Pulse Width Range | 100 ns to 1.15 ms - set by external REXT/CEXT; supports both high-speed glitch suppression and long-delay timing functions. |
| Propagation Delay | 5.1 ns (min) to 15.5 ns (max) at VCC = 5.5 V, CL = 15 pF - ensures tight timing margins in synchronous digital systems. |
| Input Thresholds | VIH = 3.85 V, VIL = 1.65 V at VCC = 5.5 V - CMOS-compatible thresholds with 0.9 V hysteresis for noise immunity. |
| Output Drive | ±8 mA at VCC = 4.5 V - sufficient to directly drive multiple 74-series inputs or small capacitive loads without buffering. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and power supply sequencing applications. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 Level 3 requirements for board-level ESD robustness. |
Pinout & Package
74AHC123AD,112 is housed in a plastic small outline package (SO16, SOT109-1) with 16 leads, 3.9 mm body width, and standard 1.27 mm lead pitch. The package supports automated assembly and provides adequate thermal dissipation (Ptot = 500 mW at Tamb ≤ 110 °C) for continuous operation in compact industrial PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Negative-edge triggered input (Channel 1) | Starts or extends Channel 1 output pulse on HIGH-to-LOW transition; enables asynchronous event capture. |
| 1B | Positive-edge triggered input (Channel 1) | Starts or extends Channel 1 output pulse on LOW-to-HIGH transition; complements 1A for flexible edge detection. |
| 1RD | Direct reset input (Channel 1) | Terminates Channel 1 output pulse immediately on LOW-going edge; critical for fail-safe timing abort. |
| 1Q / 1Q | Complementary active-HIGH / active-LOW outputs (Channel 1) | Provides simultaneous inverted logic states for driving differential receivers or NAND/NOR logic gates. |
| 1CEXT / 1REXT/CEXT | External timing capacitor/resistor node (Channel 1) | Connects to external CEXT (≥10 nF) and REXT (1–5 kΩ) to define base pulse width tW = CEXT × REXT. |
| GND (Pin 8) | Ground reference | Common return path for all internal circuitry; pins 6 and 14 (2CEXT, 1CEXT) must be externally grounded to minimize noise. |
| VCC (Pin 16) | Power supply | Supplies core logic and output drivers; decoupling capacitor (100 nF) recommended within 5 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent retriggerable monostables | Enables concurrent timing control for two separate events (e.g., PWM dead-time insertion and fault pulse stretching) without cross-talk. |
| Programmable pulse width via external R/C | Supports wide timing range (100 ns–1.15 ms) with predictable scaling: tW ≈ CEXT (nF) × REXT (kΩ) for CEXT ≥ 10 nF. |
| Direct asynchronous reset (nRD) | Guarantees sub-15 ns pulse termination regardless of current state-essential for safety-critical shutdown sequences. |
| Schmitt-trigger inputs with overvoltage tolerance | Accepts input signals up to 5.5 V even at VCC = 2.0 V, simplifying interface to higher-voltage sensors or legacy 5 V peripherals. |
| Wide temperature and supply range | Operates reliably from -40 °C to +125 °C at 2.0–5.5 V, eliminating need for external voltage regulators or heaters in harsh environments. |
Applications
| Motor Control Timing | Industrial PLC Input Debouncing |
|---|---|
|
Use Scenario: Generating precise dead-time between high-side and low-side gate driver signals in half-bridge inverters. IC Role / Device Role / Timing Role: Dual-channel monostable provides independent, retriggerable delays for upper/lower FET enable signals, preventing shoot-through. Use Value: Programmable tW down to 100 ns ensures sub-microsecond dead-time accuracy; Schmitt inputs reject EMI-induced false triggers on gate drive lines. |
Use Scenario: Eliminating mechanical contact bounce in relay or limit switch inputs to programmable logic controllers. IC Role / Device Role / Timing Role: Each channel conditions one field input: nA triggers on switch closure, nRD resets on switch release. Use Value: 1.15 ms maximum pulse width suppresses >1 ms bounce; overvoltage-tolerant inputs accept 24 V DC field wiring without external clamping. |
| Power Supply Sequencing | Digital Glitch Filtering |
|
Use Scenario: Enforcing strict power-up order across multiple rails (e.g., core, I/O, analog) in FPGA or ASIC systems. IC Role / Device Role / Timing Role: Cascaded channels generate staggered enable pulses: first output triggers second channel's nA input after fixed delay. Use Value: Retriggerable architecture allows dynamic extension if upstream rail stabilization takes longer than expected-ensuring robust sequencing under load variation. |
Use Scenario: Removing sub-100 ns noise spikes from clock or interrupt lines in microcontroller-based instrumentation. IC Role / Device Role / Timing Role: Configured as a pulse stretcher: narrow glitches trigger nA, and tW is set to exceed maximum expected noise width. Use Value: 5.1 ns min propagation delay preserves signal integrity; complementary outputs allow direct connection to MCU's INT and /INT pins for edge-detection redundancy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT123AD,112 | TTL-compatible input thresholds (VIH = 2.0 V, VIL = 0.8 V at VCC = 5 V); otherwise identical pinout, timing, and function. | Better suited for interfacing with legacy 5 V TTL logic families where AHC's higher VIH may cause marginal recognition. | Select when driving from 74LS/74F series or microcontrollers with weak pull-ups; retains same PCB layout and external components. |
| SN74LVC1G123DBVR | Single-channel, SC70-6 package; lower ICC (10 μA typ), but no direct reset and only one timing network. | Limited to single-event timing; lacks nRD and dual-channel independence required for coordinated timing tasks. | Choose only for space-constrained, low-power single-pulse applications; not a functional replacement for dual-channel or reset-critical use cases. |
Compared with 74AHCT123AD,112, the AHC variant offers superior noise immunity in mixed-signal systems due to higher input hysteresis, while SN74LVC1G123DBVR sacrifices channel count and reset capability for footprint reduction-making it unsuitable for applications requiring concurrent, independently controlled timing events with deterministic abort.
Availability
74AHC123AD,112 is available at Aetrix Electronics and suitable for motor control timing, industrial PLC input debouncing, and power supply sequencing requiring stable component supply across extended temperature ranges and mixed-voltage interfaces.
Supply support for 74AHC123AD,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions optimized for efficiency, reliability, and manufacturability in automotive, industrial, and consumer applications.
The 74AHC123A product line delivers advanced retriggerable monostable functionality with enhanced ESD robustness and wide supply range, designed specifically for timing-critical industrial control, power management, and noise-immune digital interface applications.
FAQ
What is the minimum external capacitor value required for stable operation?
The datasheet specifies CEXT ≥ 10 nF for predictable pulse width scaling (tW ≈ CEXT × REXT). Using smaller values (e.g., 28 pF) yields fixed short pulses (100–240 ns) but introduces greater sensitivity to parasitic capacitance and temperature drift. For repeatable timing, always use ≥10 nF ceramic capacitors with low ESL, placed adjacent to pins 6/7 and 14/15.
Can both channels share the same REXT/CEXT network?
No-each channel requires dedicated REXT and CEXT components. Pins 14/15 (Channel 1) and 6/7 (Channel 2) are electrically isolated timing nodes. Sharing components would cause crosstalk, unpredictable pulse widths, and potential failure to retrigger correctly. The SO16 layout physically separates these nets to prevent layout-induced coupling.
How does the direct reset (nRD) interact with ongoing retriggering?
An active LOW on nRD terminates the output pulse immediately-even mid-retrigger cycle-with a maximum reset propagation delay of 16.5 ns (VCC = 5.5 V, CL = 50 pF). This override is asynchronous and unconditional, making it suitable for emergency stop or fault-clearing logic where deterministic timing abort is mandatory.
Is the 74AHC123AD,112 pin-compatible with older 74LS123 variants?
No-while functional behavior is similar, pin assignments differ significantly. The 74AHC123AD uses SO16 pinout with dedicated 1CEXT/2CEXT and shared 1REXT/CEXT/2REXT/CEXT nodes, whereas 74LS123 uses different pin mapping (e.g., separate R and C pins per channel, no Schmitt inputs). PCB redesign and schematic update are required for migration.
74AHC123AD,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 5.1 ns
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2 V ~ 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74AHC123AD,112 FAQ
1.How can I place an order for 74AHC123AD,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHC123AD,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHC123AD,112 reliable?
The price and inventory of 74AHC123AD,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC123AD,112 is usually 5 days.
3.What payment methods are accepted for 74AHC123AD,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC123AD,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHC123AD,112?
74AHC123AD,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHC123AD,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHC123AD,112?
For technical support, including 74AHC123AD,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC123AD,112 requirements.
6.How does Aetrix verify that 74AHC123AD,112 is sourced from the original manufacturer or authorized distributors?
All 74AHC123AD,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC123AD,112 meets industry standards.
7.What is the process for return or replacement of 74AHC123AD,112?
All 74AHC123AD,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC123AD,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHC123AD,112 part is unused and in its original packaging.
Return procedure for 74AHC123AD,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHC123AD,112 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

