Nexperia USA Inc. 74AHC126D,118
- Part No.:
- 74AHC126D,118
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74AHC126D,118.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,498
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHC126D,118 from Nexperia is a quad CMOS buffer/line driver with 3-state outputs, designed for bidirectional bus interfacing and level translation in mixed-voltage systems. It features overvoltage-tolerant inputs (up to 7.0 V), Schmitt-trigger input action, and operates from 2.0 V to 5.5 V supply. Each of its four channels has independent active-HIGH output enable (nOE), enabling precise bus control in industrial I/O expanders and microcontroller peripheral interfaces.
For engineers reviewing the 74AHC126D,118 datasheet, 74AHC126D,118 pinout, 74AHC126D,118 application, or 74AHC126D,118 equivalent, key selection criteria include propagation delay (≤5.5 ns at VCC = 5 V, CL = 15 pF), 3-state enable/disable timing (ten ≤6.5 ns, tdis ≤9.5 ns), input voltage tolerance beyond VCC, and SO14 package compatibility with legacy PCB footprints.
Technical Context
The 74AHC126D implements four independent non-inverting buffers, each with an active-HIGH output enable input controlling high-impedance state on the corresponding output. Its inputs accept voltages up to 7.0 V regardless of VCC, enabling use as a level translator between 3.3 V logic and 5 V or higher domains.
All inputs incorporate Schmitt-trigger action for noise immunity and clean signal regeneration, while static characteristics guarantee VIH ≥3.85 V and VIL ≤1.65 V at VCC = 5.5 V - meeting standard CMOS logic thresholds. The device is specified across -40 °C to +125 °C and supports dynamic operation up to 100 MHz under typical load conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 5.5 V - enables direct interface with 2.5 V, 3.3 V, and 5 V logic families without external level shifters. |
| Propagation Delay (tpd) | 3.3 ns (typ) at VCC = 5 V, CL = 15 pF - ensures sub-5 ns timing margin for high-speed digital control buses. |
| Enable Time (ten) | 3.6 ns (typ) at VCC = 5 V, CL = 15 pF - supports rapid bus arbitration and time-critical output activation. |
| Input Voltage Tolerance | Up to 7.0 V - allows safe connection to higher-voltage signals (e.g., 5 V or 12 V control lines) without clamping diodes or external protection. |
| Output Drive Strength | ±8 mA at VCC = 4.5 V - sufficient to drive 15 pF loads with <10 ns transitions and maintain signal integrity on short PCB traces. |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets industrial-grade robustness requirements for handling and board-level reliability. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules, motor drives, and industrial PLC I/O stages. |
Pinout & Package
74AHC126D,118 is housed in a plastic small outline package (SO14) per SOT108-1, with 14 leads, 3.9 mm body width, and standard 1.27 mm lead pitch. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | nOE (Output Enable) | Active-HIGH control per channel; LOW forces corresponding output into high-impedance state for bus sharing. |
| 2, 5, 9, 12 | nA (Data Input) | CMOS-compatible input with Schmitt-trigger action; accepts voltages up to 7.0 V independent of VCC. |
| 3, 6, 8, 11 | nY (Data Output) | Non-inverting buffered output; tri-states when respective nOE = LOW; drives ±8 mA at VCC = 4.5 V. |
| 7 | GND | Reference ground for all I/O and supply; must be low-impedance for stable noise margins and switching performance. |
| 14 | VCC | Primary power supply (2.0–5.5 V); decoupling capacitor (100 nF) required within 10 mm for reliable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-tolerant inputs | Supports 0–7.0 V input signals regardless of VCC - eliminates need for external level translators in mixed-supply systems. |
| Schmitt-trigger input action | Provides hysteresis (typically 0.3–0.5 V) to reject noise on slow-rising or noisy control lines, improving system robustness. |
| Low dynamic power dissipation | CPD = 10 pF - enables efficient operation at 1 MHz with PD ≈ 25 μW (VCC = 3.3 V), suitable for battery-backed I/O expansion. |
| Wide temperature range | Specified from -40 °C to +125 °C - validated for use in industrial motor controllers and automotive body electronics. |
| Multiple package options | SO14 (SOT108-1), TSSOP14 (SOT402-1), and DHVQFN14 (SOT762-1) - allows footprint flexibility across cost-sensitive and space-constrained designs. |
Applications
| Industrial PLC I/O Expansion | Microcontroller GPIO Buffering |
|---|---|
|
Use Scenario: Isolating and driving multiple sensor/actuator lines from a single microcontroller port bank. IC Role / Device Role / Timing Role: Quad buffer provides independent enable-controlled signal conditioning and fanout for parallel I/O expansion. Use Value: Enables 4-channel bidirectional data routing with <6 ns propagation delay and no external level-shifting components. |
Use Scenario: Extending limited GPIO count on ARM Cortex-M or RISC-V SoCs to support external peripherals. IC Role / Device Role / Timing Role: Acts as a 3-state bus driver to multiplex shared address/data lines among multiple peripherals. Use Value: Delivers ±8 mA drive strength and Schmitt-trigger noise rejection, reducing firmware debounce overhead. |
| Mixed-Voltage System Interfacing | Legacy Bus Signal Conditioning |
|
Use Scenario: Connecting 3.3 V FPGA I/O banks to 5 V industrial sensors or displays with open-collector interfaces. IC Role / Device Role / Timing Role: Level-translating buffer leveraging overvoltage-tolerant inputs and CMOS output swing. Use Value: Accepts 5 V inputs while powered from 3.3 V, eliminating discrete resistor-divider networks and saving PCB area. |
Use Scenario: Replacing obsolete 74LS126 in legacy test equipment requiring TTL-compatible drive and modern power efficiency. IC Role / Device Role / Timing Role: Drop-in functional replacement with identical pinout and improved speed/power trade-off. Use Value: Reduces supply current from ~20 mA (LS) to <2 μA (quiescent), extending uptime in mains-powered instrumentation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT126D,118 | TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) instead of CMOS thresholds. | Better suited for interfacing with legacy 5 V TTL logic; less tolerant of slow-rising edges than Schmitt-trigger AHC variant. | Select when driving from standard 5 V TTL sources; avoid where input noise or slow edges exist. |
| SN74LVC126APWR | Lower VCC range (1.65–3.6 V), higher drive (±24 mA), but no overvoltage tolerance beyond VCC. | Optimized for 3.3 V-only systems; requires external protection if interfacing to >3.6 V signals. | Prefer for high-drive, low-voltage portable designs; not suitable for mixed-voltage translation. |
Compared with 74AHCT126D,118, the 74AHC126D,118 offers superior noise immunity and voltage translation capability; compared with SN74LVC126APWR, it trades lower drive strength for broader voltage interoperability and industrial temperature support.
Availability
74AHC126D,118 is available at Aetrix Electronics and suitable for industrial automation, embedded control, and test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AHC126D,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions with emphasis on reliability, efficiency, and manufacturability for industrial and automotive markets.
The 74AHC126D,118 belongs to Nexperia's AHC logic family, engineered for low-power, high-speed CMOS operation with enhanced input ruggedness - specifically targeting robust digital interfacing in harsh environments.
FAQ
Can 74AHC126D,118 safely interface a 5 V sensor output to a 3.3 V microcontroller?
Yes. Its inputs tolerate up to 7.0 V regardless of VCC, so with VCC = 3.3 V, it accepts 5 V logic-high signals without damage or external clamping. Outputs swing rail-to-rail (0 V to 3.3 V), ensuring compatible levels for the MCU's GPIO.
What is the maximum clock frequency supported for data throughput?
The device does not operate as a clocked element but as a combinatorial buffer. With tpd ≤5.5 ns (VCC = 5 V, CL = 15 pF), it supports reliable data rates up to ~100 MHz for short traces, assuming proper layout and termination to limit ringing and crosstalk.
Is the SO14 package RoHS-compliant and lead-free?
Yes. The 74AHC126D,118 in SOT108-1 (SO14) packaging meets RoHS Directive 2011/65/EU and is manufactured with lead-free terminations and halogen-free molding compound, per Nexperia's product compliance documentation.
How does the Schmitt-trigger input improve system reliability?
Schmitt-trigger action provides input hysteresis (~0.4 V typical), rejecting noise spikes and preventing false toggling on slowly transitioning or noisy control signals - critical for pushbutton debouncing, encoder inputs, and industrial fieldbus stubs.
74AHC126D,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74AHC126D,118 FAQ
1.How can I place an order for 74AHC126D,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHC126D,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHC126D,118 reliable?
The price and inventory of 74AHC126D,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC126D,118 is usually 5 days.
3.What payment methods are accepted for 74AHC126D,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC126D,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHC126D,118?
74AHC126D,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHC126D,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHC126D,118?
For technical support, including 74AHC126D,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC126D,118 requirements.
6.How does Aetrix verify that 74AHC126D,118 is sourced from the original manufacturer or authorized distributors?
All 74AHC126D,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC126D,118 meets industry standards.
7.What is the process for return or replacement of 74AHC126D,118?
All 74AHC126D,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC126D,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHC126D,118 part is unused and in its original packaging.
Return procedure for 74AHC126D,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHC126D,118 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

