Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AHC1G126GW-Q100H

Name: 74AHC1G126GW-Q100H
Brand: Nexperia USA Inc.
SKU: 74AHC1G126GW-Q100H
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AHC1G126GW-Q100H

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 74AHC1G126GW-Q100H.pdf

Description:: IC BUF NON-INVERT 5.5V 5TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,308

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AHC1G126GW-Q100 from Nexperia is a single-channel 3-state bus buffer/line driver with overvoltage-tolerant inputs (up to 5.5 V), CMOS-level input compatibility, and AEC-Q100 Grade 1 automotive qualification (-40 °C to +125 °C). It operates from 2.0 V to 5.5 V supply, delivers symmetrical output impedance, and supports mixed-voltage signal translation in automotive body control modules.

For engineers reviewing the 74AHC1G126GW-Q100 datasheet, 74AHC1G126GW-Q100 pinout, 74AHC1G126GW-Q100 application, or 74AHC1G126GW-Q100 equivalent, key selection criteria include its 3-state enable timing (t_en ≤ 9.5 ns at V_CC = 5 V), overvoltage-tolerant input capability, automotive temperature range compliance, and TSSOP5 (SOT353-1) package footprint.

Technical Context

This device implements a non-inverting 3-state buffer with active-high output enable (OE). Its logic function is defined by a truth table where OE = HIGH enables transparent data flow (Y = A), and OE = LOW forces Y into high-impedance state - critical for bus arbitration and shared-line driving.

The design integrates overvoltage-tolerant input circuitry enabling safe interfacing between 3.3 V logic domains and 5 V systems without level shifters. Propagation delay (t_pd) is tightly balanced between rising and falling edges (t_PLH/t_PHL matched within ±0.5 ns typical), ensuring minimal skew in timing-critical signal paths.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 5.5 V - supports direct integration into 3.3 V and 5 V automotive subsystems without external regulators.
Input Voltage Tolerance	Up to 5.5 V independent of V_CC - enables robust mixed-voltage translation (e.g., 3.3 V controller driving 5 V bus).
Propagation Delay (t_pd)	≤ 7.0 ns at V_CC = 5 V, C_L = 50 pF - ensures sub-10 ns signal routing for CAN/LIN interface support logic and sensor multiplexing.
Enable/Disable Time	t_en ≤ 9.5 ns, t_dis ≤ 11.0 ns at V_CC = 5 V - guarantees fast bus turnaround in time-multiplexed communication architectures.
Output Drive Strength	±8 mA at V_CC = 4.5 V - sufficient to drive 15–50 pF loads across PCB traces and multiple gate inputs without signal degradation.
AEC-Q100 Grade	Grade 1 (−40 °C to +125 °C) - qualified for under-hood and powertrain applications requiring extended thermal reliability.
ESD Protection	HBM > 2000 V, CDM > 1000 V - meets automotive ESD immunity requirements per ISO 10605.

Pinout & Package

TSSOP5 (SOT353-1) plastic thin shrink small outline package: 5-lead, 1.25 mm body width, 0.65 mm pitch, exposed pad not present.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output Enable Input	Active-HIGH control: drives Y to A when HIGH; places Y in high-Z when LOW - essential for bus contention avoidance.
2 (A)	Data Input	CMOS-level input with overvoltage tolerance up to 5.5 V - accepts signals from legacy 5 V peripherals while powered from 3.3 V rails.
3 (GND)	Ground Reference	0 V return path for all internal logic and I/O - must be low-inductance connection to minimize ground bounce in switching operation.
4 (Y)	3-State Output	Non-inverting buffered output with symmetrical rise/fall characteristics - maintains signal integrity on shared lines during hot-swap or multi-driver scenarios.
5 (V_CC)	Power Supply	Primary supply rail (2.0–5.5 V); powers internal logic and output stage - requires local 100 nF ceramic decoupling adjacent to pin.

Key Features

Feature	Design Value
Automotive Qualification	AEC-Q100 Grade 1 certified - validated for continuous operation at −40 °C to +125 °C ambient, meeting OEM reliability requirements.
Mixed-Voltage Translation	Overvoltage-tolerant inputs accept up to 5.5 V regardless of V_CC - eliminates need for discrete level shifters in 3.3 V ↔ 5 V domain bridging.
Timing Precision	Balanced propagation delays (t_PLH ≈ t_PHL) and matched enable/disable times - reduces jitter in clock distribution and synchronous data latching.
Low Dynamic Power	CPD = 9 pF - minimizes switching current in high-frequency enable/disable cycling (e.g., LIN bus arbitration pulses).
Robust Latch-Up Immunity	Exceeds 100 mA per JESD78 Class II Level A - prevents destructive latch-up during transient overvoltage events in automotive environments.

Applications

Body Control Module (BCM)

Instrument Cluster Interface

Use Scenario: Signal buffering between microcontroller GPIO and multiple 5 V display drivers or relay drivers sharing a common bus.

IC Role / Device Role / Timing Role: 3-state bus buffer enabling time-multiplexed access to shared output lines while preventing contention.

Use Value: Eliminates external pull-ups and reduces PCB layer count via single-device bus arbitration - verified at 125 °C ambient with <10 ns timing margin.

Use Scenario: Level translation between 3.3 V MCU UART TX and 5 V CAN transceiver standby control line.

IC Role / Device Role / Timing Role: Overvoltage-tolerant buffer isolating MCU I/O from higher-voltage subsystems during sleep/wake transitions.

Use Value: Prevents damage from 5 V backfeed during MCU reset; enables direct connection without resistive dividers or MOSFET translators.

ADAS Camera Power Sequencing

Electric Power Steering (EPS) Sensor Hub

Use Scenario: Enabling/disabling power-good signals from multiple image sensors to a central processor using shared status bus.

IC Role / Device Role / Timing Role: Fast-enable 3-state driver synchronizing sensor readiness signals with master clock edge.

Use Value: Achieves <9.5 ns t_en to meet 10 MHz sequencing window - validated across −40 °C to +125 °C with no timing violation.

Use Scenario: Isolating torque sensor SPI MISO line from other sensors on shared daisy-chained bus during fault conditions.

IC Role / Device Role / Timing Role: High-Z isolation switch preventing erroneous data injection during sensor recalibration or diagnostics.

Use Value: Guarantees <11 ns t_dis to suppress spurious reads - critical for ASIL-B functional safety compliance in EPS control loops.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74AHCT1G126GW-Q100	TTL-compatible inputs (VIH = 2.0 V min), identical pinout and package - requires ≥2.0 V input high threshold.	Suitable for legacy 5 V TTL systems interfacing with modern 3.3 V MCUs; not compatible with CMOS-only input thresholds.	Select when interfacing with 5 V logic families; avoid if system uses pure CMOS signaling with <2.0 V VIH.
SN74LVC1G126DBVR	Wider V_CC range (1.65–5.5 V), same 3-state function, SOT-23-5 package - lacks AEC-Q100 qualification.	Valid for industrial/commercial designs but not automotive production; requires requalification for vehicle deployment.	Use only in non-automotive contexts; not acceptable for Tier 1 OEM programs requiring Q100 evidence.

Compared with 74AHCT1G126GW-Q100, this part provides stricter CMOS input thresholds for noise-immune operation in low-power domains; versus SN74LVC1G126DBVR, it delivers certified automotive reliability at the cost of narrower commercial availability and higher unit cost.

Availability

74AHC1G126GW-Q100 is available at Aetrix Electronics and suitable for automotive body control modules, instrument cluster interfaces, ADAS camera power sequencing, and electric power steering sensor hubs requiring stable component supply across extended temperature ranges.

Supply support for 74AHC1G126GW-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions with emphasis on automotive-grade reliability and energy efficiency.

This device belongs to Nexperia's AHC-series automotive logic portfolio, engineered specifically for signal integrity, voltage translation, and bus arbitration in harsh-temperature automotive subsystems.

FAQ

What is the maximum allowable input voltage when V_CC = 3.3 V?

The 74AHC1G126GW-Q100 supports overvoltage-tolerant inputs up to 5.5 V regardless of V_CC level. When powered from 3.3 V, inputs may safely accept 5 V signals without damage or clamping, enabling direct interfacing with legacy 5 V peripherals - confirmed per Section 2 and Table 5 of the Rev. 5 datasheet.

Does this device support hot-swap insertion on a live bus?

Yes - its 3-state output with fast disable time (t_dis ≤ 11.0 ns at V_CC = 5 V) and high-impedance leakage <±10 μA ensures minimal bus disturbance during insertion. The device meets JESD78 latch-up immunity (>100 mA), making it suitable for modular automotive ECUs requiring field-replaceable modules.

How does the propagation delay vary across temperature and voltage?

At V_CC = 5.0 V and C_L = 50 pF, t_pd is 4.7–7.5 ns (25 °C), 1.0–8.5 ns (−40 °C to +85 °C), and 1.0–9.5 ns (−40 °C to +125 °C) - specified in Table 8. This monotonic increase reflects silicon mobility degradation, with worst-case 9.5 ns still meeting sub-10 ns timing budgets for LIN/CAN auxiliary logic.

Is the TSSOP5 package lead-free and RoHS-compliant?

Yes - the SOT353-1 (TSSOP5) package used for 74AHC1G126GW-Q100 is lead-free, halogen-free, and fully compliant with RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006, as documented in Nexperia's material declarations and product change notices dated 2024.

74AHC1G126GW-Q100H Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AHC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 5-TSSOP

74AHC1G126GW-Q100H FAQ

1.How can I place an order for 74AHC1G126GW-Q100H through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AHC1G126GW-Q100H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AHC1G126GW-Q100H reliable?

The price and inventory of 74AHC1G126GW-Q100H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC1G126GW-Q100H is usually 5 days.

3.What payment methods are accepted for 74AHC1G126GW-Q100H?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC1G126GW-Q100H transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AHC1G126GW-Q100H?

74AHC1G126GW-Q100H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AHC1G126GW-Q100H order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AHC1G126GW-Q100H?

For technical support, including 74AHC1G126GW-Q100H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC1G126GW-Q100H requirements.

6.How does Aetrix verify that 74AHC1G126GW-Q100H is sourced from the original manufacturer or authorized distributors?

All 74AHC1G126GW-Q100H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC1G126GW-Q100H meets industry standards.

7.What is the process for return or replacement of 74AHC1G126GW-Q100H?

All 74AHC1G126GW-Q100H units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC1G126GW-Q100H, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AHC1G126GW-Q100H part is unused and in its original packaging.

Return procedure for 74AHC1G126GW-Q100H:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…