Nexperia USA Inc. 74AHC32PW,112
- Part No.:
- 74AHC32PW,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74AHC32PW,112.pdf
- Description:
- IC GATE OR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,852
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHC32PW,112 from Nexperia is a quad 2-input OR gate in TSSOP14 package, operating from 2.0 V to 5.5 V supply, featuring overvoltage-tolerant inputs up to 5.5 V, Schmitt-trigger inputs for noise immunity, and propagation delay as low as 2.8 ns (VCC = 5.0 V, CL = 15 pF). It serves as a level translator in mixed-voltage digital logic interfaces, such as interfacing 3.3 V microcontrollers with 5 V peripherals.
For engineers reviewing the 74AHC32PW,112 datasheet, 74AHC32PW,112 pinout, 74AHC32PW,112 application, or 74AHC32PW,112 equivalent, key selection criteria include input voltage compatibility across voltage domains, guaranteed propagation delay at 125 °C ambient, CMOS-level input thresholds, and thermal performance of the SOT402-1 package in space-constrained PCB layouts.
Technical Context
This device implements four independent OR logic functions (A + B = Y) with fully buffered outputs and rail-to-rail switching capability. Each input includes a Schmitt-trigger circuit to reject noise on slow or noisy signal edges, and all inputs tolerate voltages up to 5.5 V regardless of VCC - enabling safe bidirectional level translation between 2.0 V, 3.3 V, and 5.0 V logic domains.
The 74AHC32PW,112 operates across -40 °C to +125 °C with static VIH/VIL thresholds defined for 2.0 V, 3.0 V, and 5.5 V supplies, and dynamic timing characterized under load capacitances of 15 pF and 50 pF. Its power dissipation capacitance (CPD = 10 pF) supports accurate dynamic power estimation in high-frequency toggle scenarios.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input OR gate (four independent A+B→Y functions) |
| Supply Voltage Range | 2.0 V to 5.5 V - enables single-supply operation across 2.5 V, 3.3 V, and 5 V systems |
| Propagation Delay | 2.8 ns typical (VCC = 5.0 V, CL = 15 pF) - supports >100 MHz toggle rates in clean logic paths |
| Input Voltage Tolerance | Up to 5.5 V independent of VCC - allows safe interfacing with higher-voltage signals without external clamping |
| Operating Temperature | -40 °C to +125 °C - qualified for industrial and extended-temperature embedded control applications |
| ESD Protection | HBM >2000 V, CDM >1000 V - robust handling in automated assembly and field-replaceable modules |
| Power Dissipation | 500 mW max at 125 °C (TSSOP14), derates 7.3 mW/K above 81 °C - defines thermal limits for sustained switching |
Pinout & Package
TSSOP14 package (SOT402-1): plastic thin shrink small outline, 14 leads, body width 4.4 mm, 0.65 mm lead pitch, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 9, 12 | 1A, 2A, 3A, 4A | First input per OR gate - accepts CMOS-level signals; tolerant to 5.5 V |
| 2, 5, 10, 13 | 1B, 2B, 3B, 4B | Second input per OR gate - identical electrical behavior to A inputs |
| 3, 6, 8, 11 | 1Y, 2Y, 3Y, 4Y | Active-HIGH OR output - drives standard CMOS loads up to ±8 mA |
| 7 | GND | Digital ground reference - must be low-impedance connection for noise immunity |
| 14 | VCC | Positive supply - powers all four gates; decoupling capacitor required within 5 mm |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Enables reliable switching on slow-rising or noisy control signals (e.g., pushbutton debouncing, sensor outputs) |
| Overvoltage-tolerant inputs | Accepts 5.5 V inputs while powered from 2.0–5.5 V - eliminates need for external level-shifting resistors |
| Balanced propagation delays | tPLH and tPHL match within 0.3 ns (typ.) - critical for glitch-free combinatorial logic in synchronous designs |
| Wide temperature range | Specified from -40 °C to +125 °C - supports deployment in motor control, power supply monitoring, and outdoor IoT nodes |
| Low dynamic power | CPD = 10 pF - enables sub-mW average power at 1 MHz toggle rate with 3.3 V supply |
Applications
| Industrial PLC I/O Expansion | Microcontroller GPIO Logic Aggregation |
|---|---|
|
Use Scenario: Combining multiple limit switch or sensor status signals into a single interrupt line for an ARM Cortex-M4 controller. IC Role / Device Role / Timing Role: OR gate performing wired-OR signal consolidation with sub-3 ns delay to preserve real-time response. Use Value: Reduces MCU pin count and firmware polling overhead while maintaining deterministic latency under EMI-prone factory floor conditions. |
Use Scenario: Merging wake-up requests from USB, BLE radio, and RTC alarms into one system wake signal for ultra-low-power sleep mode management. IC Role / Device Role / Timing Role: Active-HIGH combinatorial OR function with Schmitt-trigger inputs rejecting noise during deep-sleep transitions. Use Value: Eliminates false wake-ups caused by supply ripple or RF coupling, verified down to 2.0 V VCC operation during brown-out recovery. |
| Legacy 5 V to Modern 3.3 V Bus Translation | Redundant Power Rail Monitoring |
|
Use Scenario: Interfacing a 5 V FPGA configuration bus with a 3.3 V CPLD supervisor IC requiring OR'd DONE and INIT_B status flags. IC Role / Device Role / Timing Role: Level-translating OR gate accepting 5 V inputs while powered from 3.3 V, with no external biasing. Use Value: Avoids discrete MOSFET translators or resistor-divider networks - reduces BOM count and layout area in compact FPGA carrier boards. |
Use Scenario: Monitoring three independent DC/DC converter outputs (12 V, 5 V, 3.3 V) to assert a single "POWER_GOOD" signal only when all rails are stable. IC Role / Device Role / Timing Role: Fault-tolerant combinatorial OR acting as active-HIGH "any-fail" detector with fail-safe GND-referenced inputs. Use Value: Provides immediate fault indication (<5 ns delay) without software involvement, meeting IEC 62368-1 functional safety timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT32PW,112 | TTL-compatible inputs (VIH = 2.0 V min), same package and timing specs | Required when driving from legacy 5 V TTL sources with marginal noise margins | Select when interfacing with older 74LS or 74F logic families; not suitable for pure CMOS systems below 4.5 V VCC |
| SN74LVC32APWRE4 | Lower VCC range (1.65–5.5 V), higher drive strength (±24 mA), but no overvoltage tolerance | Preferred for high-speed 1.8 V/3.3 V systems where input voltage matching is guaranteed | Choose for newer low-voltage designs needing stronger drive; avoid in mixed-voltage environments where inputs may exceed VCC |
Compared with 74AHCT32PW,112, the 74AHC32PW,112 offers superior noise immunity and wider input threshold flexibility across supply voltages, while SN74LVC32APWRE4 delivers higher current drive at the cost of strict input voltage compliance - making the AHC variant optimal for robust, voltage-flexible industrial signal conditioning.
Availability
74AHC32PW,112 is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics modules, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AHC32PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in high-volume applications.
The 74AHC series targets general-purpose CMOS logic design where low power, wide supply range, and robust input tolerance are essential - especially in mixed-voltage industrial and consumer electronics.
FAQ
Can 74AHC32PW,112 operate reliably at 2.0 V supply?
Yes. The device is fully specified from 2.0 V to 5.5 V, with VIH = 1.5 V and VIL = 0.5 V at VCC = 2.0 V, and propagation delay ≤10.0 ns (max) under 125 °C conditions. Static and dynamic parameters are guaranteed across this full range per Table 5 and Table 7 of the datasheet.
Is the exposed pad on the TSSOP14 package electrically connected?
No. The thermal pad in SOT402-1 (TSSOP14) is not electrically connected to any internal node. Per section 5.1 of the datasheet, it may remain floating or be connected to GND if soldered - but no electrical requirement exists, and no internal bond wire attaches to it.
What is the maximum output current per pin for continuous DC operation?
The absolute maximum output current is ±25 mA per pin (Table 4), but recommended steady-state operation limits to ±8 mA (Table 6, VOH/VOL test conditions). Exceeding ±8 mA continuously risks exceeding junction temperature limits, especially at high ambient temperatures or high toggle rates.
Does 74AHC32PW,112 support hot insertion?
No. While inputs tolerate 5.5 V, the device lacks explicit hot-swap protection features such as power-on reset, I²t-rated current limiting, or back-drive immunity. Applying VCC after signal inputs may cause latch-up or excessive ICC due to internal parasitic paths - power sequencing must follow VCC-before-signals.
74AHC32PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- OR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.5V ~ 1.65V
- Input Logic Level - High:
- 1.5V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
74AHC32PW,112 FAQ
1.How can I place an order for 74AHC32PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHC32PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHC32PW,112 reliable?
The price and inventory of 74AHC32PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC32PW,112 is usually 5 days.
3.What payment methods are accepted for 74AHC32PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC32PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHC32PW,112?
74AHC32PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHC32PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHC32PW,112?
For technical support, including 74AHC32PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC32PW,112 requirements.
6.How does Aetrix verify that 74AHC32PW,112 is sourced from the original manufacturer or authorized distributors?
All 74AHC32PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC32PW,112 meets industry standards.
7.What is the process for return or replacement of 74AHC32PW,112?
All 74AHC32PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC32PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHC32PW,112 part is unused and in its original packaging.
Return procedure for 74AHC32PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHC32PW,112 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

