Nexperia USA Inc. 74AHC74BQ,115
- Part No.:
- 74AHC74BQ,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
74AHC74BQ,115.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14DHVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,510
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHC74BQ,115 from Nexperia is a dual positive-edge-triggered D-type flip-flop with asynchronous set (active LOW) and reset (active LOW), complementary Q/Q outputs, 14-terminal DHVQFN package, and operation up to 115 MHz at 5 V with 50 pF load. It serves as a synchronous storage element in clock-domain crossing, data latching, and state-machine control circuits within industrial microcontroller peripherals.
For engineers reviewing the 74AHC74BQ,115 datasheet, 74AHC74BQ,115 pinout, 74AHC74BQ,115 application, or 74AHC74BQ,115 equivalent, key selection criteria include propagation delay (≤9.5 ns at 5 V/50 pF), Schmitt-trigger clock input for noise immunity, TTL-compatible input thresholds (for AHCT variant), and thermal-enhanced DHVQFN-14 packaging for high-density PCB layouts.
Technical Context
This device implements two independent edge-triggered D flip-flops sharing no internal logic-each with dedicated D, CP, SD, RD, Q, and Q̅ terminals. Its asynchronous SD/RD inputs override clocked behavior and operate independently of CP timing, enabling immediate state initialization or clearing without clock synchronization.
The Schmitt-trigger action on all clock inputs ensures reliable triggering even with slow-rising or noisy clock edges (≤20 ns/V transition rate supported), while CMOS-level input compatibility (74AHC74) or TTL-level input compatibility (74AHCT74) defines voltage threshold behavior across supply ranges from 2.0 V to 5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74AHC series - CMOS-level compatible, 2.0–5.5 V operation, low static current (≤40 μA) |
| Max Clock Frequency | 115 MHz at VCC = 4.5–5.5 V, CL = 50 pF - supports high-speed digital control loops |
| Propagation Delay | ≤9.5 ns (CP→Q, VCC = 5 V, CL = 50 pF) - enables tight timing margins in synchronous systems |
| Set-up/Hold Time | tsu = 5.0 ns, th = 0.5 ns (VCC = 4.5–5.5 V) - minimal data stability window before clock edge |
| Supply Range | 2.0 V to 5.5 V - interoperable with 3.3 V and 5 V logic domains without level shifters |
| ESD Rating | HBM >2000 V, CDM >1000 V - robust handling in automated assembly and field environments |
| Operating Temp | −40 °C to +125 °C - qualified for under-hood automotive and industrial ambient conditions |
Pinout & Package
DHVQFN14 (SOT762-1): 2.5 × 3.0 × 0.85 mm body, 14 copper terminals, no leads, exposed thermal pad (non-soldered by default), pin 1 index area marked.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1RD | Asynchronous reset (1st FF) | Active-LOW direct override of Q₁ output; independent of clock, enables immediate clear |
| 1D | Data input (1st FF) | Input sampled on rising CP edge; determines next Q₁ state when SD/RD inactive |
| 1CP | Clock input (1st FF) | Positive-edge-triggered; Schmitt-triggered for noise tolerance on slow edges |
| 1SD | Asynchronous set (1st FF) | Active-LOW direct override to force Q₁ = HIGH; overrides clock and data |
| 1Q / 1Q̅ | True/complement outputs (1st FF) | Simultaneous, logically inverted outputs; drive fan-out up to 10 LSTTL loads |
| GND (7) | Ground reference | Primary return path for all I/O and supply currents; connects to PCB ground plane |
| VCC (14) | Supply voltage | Single 2.0–5.5 V rail powers both flip-flops and I/O buffers |
| 2Q / 2Q̅ | True/complement outputs (2nd FF) | Independent output pair; electrically isolated from 1st FF except shared VCC/GND |
| 2RD / 2SD | Asynchronous reset/set (2nd FF) | Same function as 1RD/1SD but for second flip-flop; no cross-coupling |
| 2CP / 2D | Clock/data (2nd FF) | Functionally identical to 1CP/1D; fully independent timing domain |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger clock inputs | Enables reliable operation with rise/fall times up to 20 ns/V - eliminates need for external signal conditioning |
| Asynchronous set/reset per flip-flop | Allows deterministic initialization or fault recovery without waiting for clock edge - critical for safety-state entry |
| CMOS input voltage tolerance | Accepts VI up to 7.0 V (absolute max) - permits interfacing with higher-voltage sensors or legacy logic |
| Thermally enhanced DHVQFN package | 0.85 mm profile with exposed pad improves power dissipation - supports sustained 115 MHz operation at +125 °C |
| Wide temperature qualification | Specified from −40 °C to +125 °C - meets AEC-Q100 Grade 1 requirements for automotive ECUs |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Latching sensor status (e.g., door open/closed) across multiple scan cycles in a programmable logic controller. IC Role / Device Role / Timing Role: Dual D flip-flop stores two independent binary states synchronized to the PLC's main clock; SD/RD used for emergency reset during fault conditions. Use Value: Eliminates need for external debounce circuitry due to Schmitt-trigger CP input; 115 MHz margin allows oversampling of fast transients. | Use Scenario: Capturing ignition switch position and headlight activation signals in a vehicle body controller. IC Role / Device Role / Timing Role: Stores driver-input states between MCU polling intervals; asynchronous RD clears latch on system power-up or watchdog timeout. Use Value: −40 °C to +125 °C rating ensures reliability in engine bay mounting; low ICC (<40 μA) minimizes standby current drain. |
| Medical Infusion Pump Controller | Test Equipment Digital Pattern Generator |
Use Scenario: Holding safety-critical actuator enable/disable commands until validated by redundant firmware checks. IC Role / Device Role / Timing Role: Acts as a hardware interlock - Q outputs only update after both clock edge and software-verified command; SD forces safe state on error. Use Value: Asynchronous SD provides fail-safe override path independent of clock integrity - satisfies IEC 62304 Class C requirement. | Use Scenario: Generating precise, phase-aligned stimulus waveforms for IC functional testing. IC Role / Device Role / Timing Role: One flip-flop clocks data into test vector register; second synchronizes strobe timing to avoid metastability in capture logic. Use Value: 5.0 ns typical tpd and 0.5 ns hold time enable sub-10 ns timing resolution - critical for high-speed interface validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT74BQ,115 | TTL-level inputs (VIH = 2.0 V min), same pinout/package - requires 4.5–5.5 V supply for guaranteed logic thresholds | Better compatibility with legacy 5 V TTL systems; not suitable for mixed 3.3 V/5 V I/O without level translation | Select when interfacing directly with 74LS/74F families or where input noise immunity at 5 V is prioritized over wide-VCC flexibility |
| SN74LVC74APWRE4 | LVCMOS family, 1.65–5.5 V operation, 3.3 V optimized; slightly higher tpd (11 ns @ 3.3 V/50 pF); TSSOP-14 package | Lower dynamic power (CPD = 10 pF vs 12 pF); preferred for battery-powered portable instruments | Select when board space allows TSSOP and supply is predominantly 3.3 V; avoids potential 74AHC74BQ,115 overvoltage risk in 3.3 V-only designs |
Compared with 74AHCT74BQ,115, the original part offers broader supply range and lower input threshold sensitivity, while SN74LVC74APWRE4 trades speed for lower voltage operation and reduced power - making each optimal for distinct voltage architecture and thermal constraints.
Availability
74AHC74BQ,115 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, medical infusion pump controllers, and test equipment digital pattern generators requiring stable component supply across extended temperature ranges.
Supply support for 74AHC74BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies - delivering high-performance, reliable standard products including logic, discrete, and MOSFET solutions.
The 74AHC series targets high-speed, low-power CMOS logic applications requiring robust noise immunity, wide supply range, and automotive-grade reliability - designed specifically for industrial control, automotive subsystems, and instrumentation where timing precision and thermal resilience are critical.
FAQ
What is the maximum operating frequency of the 74AHC74BQ,115 at 3.3 V?
At VCC = 3.0–3.6 V and CL = 50 pF, the 74AHC74BQ,115 achieves a maximum frequency of 75 MHz. This is specified in Table 7 of the datasheet under "fmax" for the 74AHC74 variant. Performance degrades at lower voltages due to increased propagation delay (tpd ≤15.0 ns at 3.3 V/50 pF).
Can the 74AHC74BQ,115 be used with a 2.5 V supply?
Yes - the 74AHC74BQ,115 is fully specified down to 2.0 V. At 2.5 V, VIH = 1.8 V min and VIL = 0.7 V max per Table 6, ensuring reliable switching. Propagation delay increases to ≤14.0 ns (CL = 50 pF), and fmax drops to approximately 45 MHz, but all DC and AC parameters remain guaranteed.
Is the exposed thermal pad on the DHVQFN package required to be soldered?
No - the exposed pad (pin 1 index area) has no electrical function and requires no solder connection. Per datasheet note, it may remain floating or be connected to GND if soldered, but thermal performance is maintained without soldering due to the package's intrinsic thermal resistance design (9.6 mW/K derating above 98 °C).
How does the Schmitt-trigger clock input improve system reliability?
The Schmitt-trigger action on CP inputs provides hysteresis (typically 0.3–0.5 V), allowing clean edge detection on slow-rising or noisy clock signals - such as those from mechanical switches, long PCB traces, or unbuffered oscillators. This eliminates false triggering and metastability without external RC filtering or dedicated clock conditioners.
74AHC74BQ,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHC
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 115 MHz
- Max Propagation Delay @ V, Max CL:
- 9.3ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Iq):
- 2 µA
- Input Capacitance:
- 3 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DHVQFN (2.5x3)
74AHC74BQ,115 FAQ
1.How can I place an order for 74AHC74BQ,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHC74BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHC74BQ,115 reliable?
The price and inventory of 74AHC74BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC74BQ,115 is usually 5 days.
3.What payment methods are accepted for 74AHC74BQ,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC74BQ,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHC74BQ,115?
74AHC74BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHC74BQ,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHC74BQ,115?
For technical support, including 74AHC74BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC74BQ,115 requirements.
6.How does Aetrix verify that 74AHC74BQ,115 is sourced from the original manufacturer or authorized distributors?
All 74AHC74BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC74BQ,115 meets industry standards.
7.What is the process for return or replacement of 74AHC74BQ,115?
All 74AHC74BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC74BQ,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHC74BQ,115 part is unused and in its original packaging.
Return procedure for 74AHC74BQ,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHC74BQ,115 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

