Nexperia USA Inc. 74AHC74D,118
- Part No.:
- 74AHC74D,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74AHC74D,118.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,736
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHC74D,118 from Nexperia is a dual positive-edge-triggered D-type flip-flop with asynchronous set (SD) and reset (RD) inputs, complementary Q/Q̅ outputs per section, Schmitt-trigger clock inputs, and CMOS-level input compatibility. It operates from 2.0 V to 5.5 V, delivers ≤9.5 ns propagation delay at 5 V/50 pF, and supports industrial temperature range (−40 °C to +125 °C) in SO14 package. It serves as a synchronous storage element in digital control logic, state machines, and clock-domain synchronization circuits.
For engineers reviewing the 74AHC74D,118 datasheet, 74AHC74D,118 pinout, 74AHC74D,118 application, or 74AHC74D,118 equivalent, this device is selected for high-noise-immunity edge-triggered data latching where low power, rail-to-rail output swing, and guaranteed setup/hold timing (5.0 ns su / 0.5 ns h at 5 V) are required in space-constrained industrial and automotive subsystems.
Technical Context
This device implements two independent D-type flip-flops sharing no internal coupling-each with dedicated D, CP, SD, RD, Q, and Q̅ terminals. Its Schmitt-trigger clock input enables robust operation with slow-rising or noisy clock edges, while asynchronous active-LOW set/reset inputs override clock timing to force known states regardless of CP activity.
The logic adheres strictly to JEDEC Standard No. 7-A and achieves balanced tPLH/tPHL propagation delays. Input voltage thresholds scale with VCC for 74AHC74 (VIH = 0.7×VCC min), ensuring compatibility across 2.0–5.5 V supply rails without level-shifting circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74AHC - advanced high-speed CMOS with TTL-compatible drive strength and low static current |
| Supply Voltage Range | 2.0 V to 5.5 V - supports single-supply operation across 3.3 V and 5 V systems without external regulators |
| Propagation Delay (tpd) | ≤9.5 ns at VCC = 5.5 V, CL = 50 pF - enables reliable operation up to 75 MHz maximum frequency in real-world loads |
| Set-up / Hold Time | 5.0 ns / 0.5 ns at VCC = 4.5–5.5 V - defines minimum data stability window before and after clock edge for deterministic state capture |
| Input Threshold Type | Schmitt-trigger on CP - provides ≥0.5 V hysteresis, rejecting sub-threshold noise on clock lines without external filtering |
| ESD Rating | HBM >2000 V, CDM >1000 V - meets IEC 61000-4-2 Level 3 requirements for board-level handling and assembly |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive, motor control, and industrial PLC applications |
Pinout & Package
74AHC74D,118 is supplied in SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, JEDEC MS-012 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1RD | Asynchronous reset (active LOW) | Forces Q = LOW, Q̅ = HIGH independently of clock; used for power-on initialization or fault recovery |
| 1D | Data input (flip-flop 1) | Samples value on rising CP edge; must be stable ≥5 ns before CP transition at 5 V |
| 1CP | Clock input (flip-flop 1) | Schmitt-triggered; triggers state update only on LOW→HIGH transition |
| 1SD | Asynchronous set (active LOW) | Forces Q = HIGH, Q̅ = LOW independently of clock; priority over 1D and 1CP |
| 1Q / 1Q̅ | True/complement outputs (flip-flop 1) | Provide logically inverted copies; support fan-out to ≥10 LSTTL loads |
| GND (Pin 7) | Ground reference | Return path for all internal logic and output currents; requires low-impedance PCB plane |
| VCC (Pin 14) | Positive supply | Must be decoupled with ≥100 nF ceramic capacitor within 5 mm of pin to suppress switching noise |
| 2D–2RD | Second flip-flop terminals | Functionally identical to first section; electrically isolated with separate I/O pins |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent flip-flops | Enables compact implementation of paired storage elements (e.g., shift register stages, toggle pairs) without inter-chip routing |
| Schmitt-trigger clock input | Eliminates need for external RC filters on noisy clock traces; tolerates rise/fall times up to 100 ns/V |
| CMOS input voltage thresholds | VIH scales with VCC (≥0.7×VCC), enabling direct interfacing with 3.3 V microcontrollers driving 5 V logic rails |
| Asynchronous set/reset per section | Allows deterministic initialization or emergency clear without waiting for next clock edge-critical for safety-critical sequencing |
| Low dynamic power dissipation | CPD = 12 pF enables <1 mW typical active power at 10 MHz, reducing thermal load in dense logic arrays |
Applications
| Industrial Motor Control | Digital Power Supply Sequencing |
|---|---|
Use Scenario: Synchronizing enable signals for gate drivers in three-phase inverter stages. IC Role / Device Role / Timing Role: Dual flip-flop latches PWM enable commands from MCU, ensuring simultaneous activation of upper/lower FET pairs with glitch-free edge alignment. Use Value: Asynchronous reset guarantees safe power-down state during fault conditions; Schmitt-trigger CP rejects EMI-induced clock jitter on long PCB traces. | Use Scenario: Controlling startup order of multi-rail DC-DC converters in telecom base stations. IC Role / Device Role / Timing Role: Stores and releases power-good signals across independent voltage domains using edge-triggered sampling of supervisor outputs. Use Value: 5.0 ns setup time ensures reliable capture of fast supervisor pulses; −40 °C to +125 °C rating matches converter thermal envelope. |
| Automotive Body Controller | Test Equipment Pattern Generation |
Use Scenario: Debouncing mechanical switch inputs (e.g., door lock actuators) in vehicle body control modules. IC Role / Device Role / Timing Role: Uses one flip-flop section as synchronizer for asynchronous switch closure, second as edge detector generating clean pulse for interrupt generation. Use Value: Dual-section integration reduces component count vs discrete solutions; 2.0 V minimum VCC supports battery brownout operation down to 9 V. | Use Scenario: Generating precise timing waveforms for IC functional testing in ATE platforms. IC Role / Device Role / Timing Role: Forms part of a shift register chain to produce programmable test vectors; Q outputs drive DUT clock/data lines. Use Value: ≤9.5 ns tpd enables 75 MHz pattern rates; complementary outputs simplify differential signal generation without inverters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT74D,118 | TTL-level inputs (VIH = 2.0 V fixed); otherwise identical pinout, timing, and package | Required when interfacing with legacy 5 V TTL outputs lacking CMOS voltage swing | Select when driving from standard LS-TTL or older microcontroller GPIOs without level shifters |
| SN74LVC74APW | Lower VCC range (1.65–3.6 V); 3.3 V only; 3.5 ns tpd at 3.3 V/50 pF; TSSOP14 package | Optimized for modern low-voltage FPGA/CPU I/O; not suitable for 5 V systems | Choose for 3.3 V-only designs requiring faster speed and smaller footprint than SO14 |
Compared with 74AHCT74D,118, the 74AHC74D,118 offers scalable VIH for mixed-voltage systems but lacks native TTL compatibility; versus SN74LVC74APW, it supports wider supply range and higher temperature grade at the cost of slightly higher propagation delay.
Availability
74AHC74D,118 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, and digital power supply sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AHC74D,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable logic, analog, and MOSFET solutions with focus on efficiency, reliability, and sustainability.
The 74AHC series targets high-speed, low-power digital logic applications in industrial, automotive, and consumer systems where robust noise immunity and wide supply flexibility are essential.
FAQ
Can 74AHC74D,118 operate reliably at 2.0 V supply?
Yes. The device is fully specified from 2.0 V to 5.5 V. At 2.0 V, VIH is guaranteed ≥1.5 V and VOL ≤0.55 V at 4 mA load, supporting interoperability with 2.5 V logic families. Propagation delay increases to ≤15.0 ns (CL = 50 pF), maintaining functional correctness in low-power modes.
What is the purpose of the Schmitt-trigger action on the clock input?
The Schmitt-trigger on CP provides hysteresis (~0.5 V at 5 V), allowing reliable triggering even with slow or noisy clock edges (e.g., RC-filtered microcontroller outputs or long PCB traces). This eliminates metastability risk from marginal transitions and removes need for external debouncing circuitry.
How does the asynchronous reset interact with the clock signal?
1RD and 2RD are asynchronous active-LOW inputs with priority over clock and data. When asserted, they force immediate Q = LOW and Q̅ = HIGH, overriding any ongoing clock or data activity. Release from reset does not trigger new state capture-only the next valid CP edge updates outputs based on D input.
Is the SO14 package RoHS-compliant and lead-free?
Yes. The SOT108-1 (SO14) package used for 74AHC74D,118 is lead-free and RoHS-compliant per EU Directive 2011/65/EU. Nexperia confirms full compliance with exemption 7a (Pb in high-melting-temperature type solders) not applicable; all terminations use pure matte tin plating.
74AHC74D,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 115 MHz
- Max Propagation Delay @ V, Max CL:
- 9.3ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Iq):
- 2 µA
- Input Capacitance:
- 3 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74AHC74D,118 FAQ
1.How can I place an order for 74AHC74D,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHC74D,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHC74D,118 reliable?
The price and inventory of 74AHC74D,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHC74D,118 is usually 5 days.
3.What payment methods are accepted for 74AHC74D,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHC74D,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHC74D,118?
74AHC74D,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHC74D,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHC74D,118?
For technical support, including 74AHC74D,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHC74D,118 requirements.
6.How does Aetrix verify that 74AHC74D,118 is sourced from the original manufacturer or authorized distributors?
All 74AHC74D,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHC74D,118 meets industry standards.
7.What is the process for return or replacement of 74AHC74D,118?
All 74AHC74D,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHC74D,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHC74D,118 part is unused and in its original packaging.
Return procedure for 74AHC74D,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHC74D,118 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

