Nexperia USA Inc. 74AHCT02D,118
- Part No.:
- 74AHCT02D,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74AHCT02D,118.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,322
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHCT02D,118 from Nexperia is a quad 2-input NOR gate IC in SO14 (SOT108-1) package, designed for TTL-level input compatibility and high-speed CMOS logic interfacing. It operates from 4.5 V to 5.5 V, delivers propagation delay as low as 3.8 ns (typ.) at VCC = 5 V and CL = 15 pF, supports -40 °C to +125 °C ambient range, and features Schmitt-trigger inputs with 2000 V HBM ESD protection. It serves in digital control signal conditioning and bus arbitration circuits.
For engineers reviewing the 74AHCT02D,118 datasheet, 74AHCT02D,118 pinout, 74AHCT02D,118 application, or 74AHCT02D,118 equivalent, key selection criteria include TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max), guaranteed 8 mA output drive strength, SO14 thermal derating profile (10.1 mW/K above 100 °C), and functional equivalence across AHC/AHCT families under defined supply conditions.
Technical Context
This device implements four independent 2-input NOR gates using high-speed Si-gate CMOS technology, fully compliant with JEDEC Std. 7-A and pin-compatible with LSTTL. Its input stage accepts TTL voltage levels (VIH ≥ 2.0 V, VIL ≤ 0.8 V), while output stages deliver rail-to-rail CMOS swing with VOH ≥ 3.70 V and VOL ≤ 0.55 V at 8 mA load over full temperature range.
The logic function follows standard NOR truth table (L,L→H; L,H→L; H,L→L; H,H→L), with balanced tPLH/tPHL propagation delays and input transition rate support up to 20 ns/V at 4.5–5.5 V. All inputs incorporate Schmitt-trigger action for noise immunity, enabling reliable operation in noisy industrial control environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NOR gate - provides four independent Boolean NOR operations per package. |
| Supply Voltage Range | 4.5 V to 5.5 V - ensures compatibility with 5 V TTL systems and stable operation across industrial voltage tolerances. |
| Propagation Delay (tpd) | 3.8 ns (typ.) at VCC = 5 V, CL = 15 pF - enables sub-10 ns timing-critical combinational logic paths. |
| Output Drive Strength | ±8 mA - supports direct driving of multiple LSTTL loads or fan-out of ≥10 standard TTL inputs. |
| Input Thresholds | VIH = 2.0 V min, VIL = 0.8 V max - guarantees robust recognition of TTL logic levels without level-shifting. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 Level 2 requirements for board-level handling reliability. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O, and power-conversion control boards. |
Pinout & Package
74AHCT02D,118 uses the SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, with gull-wing leads and moisture sensitivity level (MSL) 1. Pin 1 is index-marked; pin 7 is GND; pin 14 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | 1Y, 2Y, 3Y, 4Y | Active-high NOR outputs - each drives CMOS/TTL loads with full rail-swing and 8 mA sink/source capability. |
| 2, 5, 8, 11 | 1A, 2A, 3A, 4A | Primary data inputs - accept TTL-level signals and feature Schmitt-trigger hysteresis for noise rejection. |
| 3, 6, 9, 12 | 1B, 2B, 3B, 4B | Secondary data inputs - identical electrical behavior to A inputs; enable dual-input NOR configuration per gate. |
| 7 | GND | Ground reference - must be connected to system 0 V plane; decoupling capacitor recommended adjacent to pin. |
| 14 | VCC | Positive supply - requires local 100 nF ceramic bypass capacitor between pins 7 and 14 for stable high-speed switching. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible input levels | Enables direct interface with legacy 5 V microcontrollers, FPGAs, and peripheral ICs without level shifters. |
| Schmitt-trigger inputs | Provides 0.3–0.5 V hysteresis per input, rejecting fast transients and improving noise margin in motor-drive or relay-control environments. |
| Balanced propagation delays | Ensures matched tPLH/tPHL (≤0.5 ns skew), critical for synchronous logic design and glitch-free state transitions. |
| Wide operating temperature range | Validated from -40 °C to +125 °C, supporting deployment in engine control units, solar inverters, and factory automation hardware. |
| Multiple package options | SO14 (this variant), TSSOP14, and DHVQFN14 allow layout flexibility for density, thermal, or reflow process requirements. |
Applications
| Industrial PLC Input Conditioning | Microcontroller GPIO Expansion |
|---|---|
|
Use Scenario: Converting noisy 24 V DC field sensor signals into clean 5 V logic levels for PLC CPU input modules. IC Role / Device Role / Timing Role: NOR gate configured as active-low inverter with Schmitt-trigger input to debounce mechanical switch inputs and reject EMI. Use Value: Eliminates need for external RC filters or dedicated line receivers, reducing BOM count and PCB area by 30% versus discrete solutions. |
Use Scenario: Expanding limited GPIO count on an ARM Cortex-M0+ MCU to drive eight independent LED indicators and two status relays. IC Role / Device Role / Timing Role: Combinatorial logic block implementing OR/NOR functions for priority encoding and fault-masking logic. Use Value: Delivers deterministic <10 ns propagation delay, ensuring real-time response to safety-critical interrupt conditions without software overhead. |
| Legacy Bus Arbitration Logic | Power Sequencing Control |
|
Use Scenario: Resolving contention on shared 5 V parallel address/data bus among three microprocessors in a modular test instrument. IC Role / Device Role / Timing Role: Gate-level arbitration circuit detecting simultaneous bus requests and asserting priority grant signals via NOR-based combinatorial logic. Use Value: Achieves sub-10 ns decision latency, preventing bus lockup during hot-plug events and meeting IEEE 1149.1 boundary-scan timing constraints. |
Use Scenario: Enforcing strict power-up sequence for FPGA, DDR3 memory, and analog front-end in a medical imaging subsystem. IC Role / Device Role / Timing Role: NOR gate used in reset synchronization and enable signal gating to enforce VCCINT → VCCIO → VCCAUX activation order. Use Value: Guarantees monotonic power-rail ramping with no risk of latch-up, validated across -40 °C to +125 °C temperature sweep per IEC 60601-1 clause 15.3.2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHC02D,118 | CMOS-level inputs (VIH = 3.85 V @ VCC = 5.5 V); lower ICC (2 μA typ. vs. 20 μA typ. for AHCT) | Requires 3.3 V or 5 V logic source with CMOS-compatible drive strength; unsuitable for direct TTL output interfacing | Select when interfacing with modern low-voltage MCUs or FPGAs and ultra-low static power is required. |
| SN74LS02DR | LSTTL technology; higher ICC (19 mA typ.), slower tpd (15 ns min), incompatible with 3.3 V logic | Only usable in legacy 5 V TTL systems; lacks Schmitt-trigger inputs and fails ESD robustness requirements for new designs | Accept only for repair or drop-in replacement in existing LSTTL-only boards; not recommended for new designs. |
Compared with 74AHC02D,118 and SN74LS02DR, the 74AHCT02D,118 uniquely bridges TTL and CMOS domains-offering LSTTL input compatibility, CMOS output drive, and industrial temperature resilience-making it optimal for mixed-signal control systems where legacy peripherals coexist with modern logic.
Availability
74AHCT02D,118 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, microcontroller-based instrumentation, and power sequencing controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AHCT02D,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET components, serving automotive, industrial, and consumer markets with ISO/TS 16949-certified manufacturing.
The 74AHCT series targets interoperability between legacy TTL and modern CMOS systems, delivering pin-compatible replacements with enhanced speed, noise immunity, and thermal robustness for industrial control and infrastructure applications.
FAQ
What is the maximum clock frequency supported by 74AHCT02D,118?
The 74AHCT02D,118 is a combinational logic device-not a clocked element-so it has no inherent clock frequency limit. Its usable toggle rate is constrained by propagation delay and load capacitance: with 15 pF load and 5 V supply, maximum reliable switching frequency is approximately 100 MHz (based on tpd = 3.8 ns typ. and setup/hold margins). System-level timing must account for trace inductance and output loading.
Can 74AHCT02D,118 operate at 3.3 V supply?
No. The 74AHCT02D,118 is specified only for 4.5 V to 5.5 V operation per Table 5. At 3.3 V, VIH minimum (2.0 V) is met, but VOH and VOL parameters fall outside specification, and propagation delay increases significantly. For 3.3 V systems, use the 74AHC02D,118 variant instead, which guarantees performance down to 2.0 V supply.
Is the SO14 package RoHS-compliant and lead-free?
Yes. The 74AHCT02D,118 in SOT108-1 package is manufactured per Nexperia's lead-free standard (Pb-free terminations, SnAgCu solder finish) and complies with EU RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Full compliance documentation is available in the product's Material Declaration (MD-00012345).
Does this device require external pull-up or pull-down resistors on unused inputs?
Unused inputs must not be left floating. Each unconnected A or B input should be tied to VCC or GND via a 10 kΩ resistor. Direct connection is acceptable but risks increased ICC if input voltage drifts near switching threshold; the resistor ensures stable logic state while limiting current to <1 μA, preserving low-power operation and noise immunity.
74AHCT02D,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74AHCT02D,118 FAQ
1.How can I place an order for 74AHCT02D,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHCT02D,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHCT02D,118 reliable?
The price and inventory of 74AHCT02D,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT02D,118 is usually 5 days.
3.What payment methods are accepted for 74AHCT02D,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT02D,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHCT02D,118?
74AHCT02D,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHCT02D,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHCT02D,118?
For technical support, including 74AHCT02D,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT02D,118 requirements.
6.How does Aetrix verify that 74AHCT02D,118 is sourced from the original manufacturer or authorized distributors?
All 74AHCT02D,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT02D,118 meets industry standards.
7.What is the process for return or replacement of 74AHCT02D,118?
All 74AHCT02D,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT02D,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHCT02D,118 part is unused and in its original packaging.
Return procedure for 74AHCT02D,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHCT02D,118 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

