Nexperia USA Inc. 74AHCT126BQ-Q100,1
- Part No.:
- 74AHCT126BQ-Q100,1
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
74AHCT126BQ-Q100,1.pdf
- Description:
- IC BUF NON-INVERT 5.5V 14DHVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,938
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHCT126BQ-Q100 from Nexperia is an automotive-qualified quad buffer/line driver with 3-state outputs, TTL-level input compatibility (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), ±8 mA output drive, and operation from −40 °C to +125 °C. It features Schmitt-trigger inputs, overvoltage-tolerant inputs up to 5.5 V, and DHVQFN14 package with side-wettable flanks for AOI. Used in automotive body control modules for signal buffering between mixed-voltage subsystems.
For engineers reviewing the 74AHCT126BQ-Q100 datasheet, 74AHCT126BQ-Q100 pinout, 74AHCT126BQ-Q100 application, or 74AHCT126BQ-Q100 equivalent, key selection criteria include TTL-compatible input thresholds, 3-state enable timing (ten ≤ 9.0 ns, tdis ≤ 11.5 ns at VCC = 5 V), thermal-enhanced DHVQFN14 packaging, AEC-Q100 Grade 1 qualification, and input overvoltage tolerance enabling mixed-rail interfacing.
Technical Context
This device implements four independent non-inverting buffers, each with a dedicated active-HIGH output enable (nOE) controlling high-impedance (Z) state. Inputs accept voltages up to 5.5 V regardless of VCC, enabling level translation between 3.3 V logic domains and 5 V systems without external components.
All inputs incorporate Schmitt-trigger action for noise immunity on slow or noisy signals, and static characteristics are guaranteed across −40 °C to +125 °C with VIH = 2.0 V (min), VOL = 0.55 V (max at IO = 8 mA), VOH = 3.70 V (min at IO = −8 mA), and ICC ≤ 40 μA at VCC = 5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74AHCT - TTL-compatible input thresholds, CMOS output drive |
| Supply Voltage Range | 4.5 V to 5.5 V - Matches standard 5 V automotive rails; not operable below 4.5 V |
| Output Drive Strength | ±8 mA - Sufficient to drive 50 pF loads with <9.5 ns propagation delay at 5 V |
| Propagation Delay (tpd) | 3.0 ns (typ) to 7.0 ns (max) at CL = 15 pF, VCC = 5 V - Enables >100 MHz data throughput in buffered paths |
| Enable/Disable Timing | ten ≤ 9.0 ns, tdis ≤ 11.5 ns (max) at CL = 50 pF - Supports fast bus arbitration and dynamic power gating |
| AEC-Q100 Grade | Grade 1 (−40 °C to +125 °C) - Qualified for engine bay and transmission control unit deployment |
| ESD Protection | HBM >2000 V, CDM >1000 V - Robust handling during automotive PCB assembly and service |
Pinout & Package
DHVQFN14 (SOT762-1) package: 2.5 × 3.0 × 0.85 mm body, no leads, 14 terminals, side-wettable flanks for automated optical inspection, exposed thermal pad (non-electrical, optional GND connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Active-HIGH output enable inputs | Each controls one buffer's 3-state output independently; HIGH enables driver, LOW forces high-Z |
| 1A–4A | Data inputs | Non-inverting inputs accepting TTL levels; overvoltage tolerant up to 5.5 V |
| 1Y–4Y | Buffered outputs | CMOS push-pull outputs capable of ±8 mA sink/source into 50 pF loads |
| VCC | Positive supply | 5 V nominal rail; must be decoupled locally due to fast switching transients |
| GND | Ground reference | Return path for all I/O and supply currents; requires low-inductance PCB routing |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible input thresholds | VIH = 2.0 V (min), VIL = 0.8 V (max) at 5 V - Ensures reliable recognition of legacy 5 V microcontroller GPIOs |
| Input overvoltage tolerance | Inputs withstand up to 5.5 V independent of VCC - Eliminates level-shifter ICs when interfacing 3.3 V controllers to 5 V sensors |
| Schmitt-trigger inputs | Hysteresis ≥ 0.3 V typical - Rejects noise on long harness traces in automotive door modules or lighting circuits |
| Thermal-enhanced DHVQFN | RθJA = ~104 K/W (typ), side-wettable flanks - Enables AOI verification and supports 500 mW total dissipation at 98 °C ambient |
| AEC-Q100 Grade 1 compliance | Tested per stress conditions including HTOL, TC, UHAST, ESD - Validated for 15-year automotive service life under thermal cycling |
Applications
| Body Control Module (BCM) | Instrument Cluster Interface |
|---|---|
Use Scenario: Buffering CAN/LIN transceiver status signals and switch inputs between 3.3 V MCU and 5 V analog front-end ASICs. IC Role / Device Role / Timing Role: Signal integrity guard - isolates noise-sensitive MCU pins while translating voltage domains and enabling bus sharing via 3-state control. Use Value: Prevents ground bounce and crosstalk in shared harnesses; eliminates need for discrete level shifters, reducing BOM count by one IC per channel. |
Use Scenario: Driving segmented LCD backlight drivers and multiplexed LED indicators from a 5 V microcontroller in harsh temperature environments. IC Role / Device Role / Timing Role: Output line driver - provides robust current sourcing/sinking to overcome trace resistance and capacitive loading across dashboard PCBs. Use Value: Maintains consistent LED brightness across −40 °C to +125 °C; Schmitt inputs reject EMI from adjacent motor drivers and ignition systems. |
| Power Distribution Unit (PDU) | ADAS Camera Power Sequencing |
Use Scenario: Enabling/disabling 5 V power rails to solenoids and relays under MCU supervision with fault-isolated control lines. IC Role / Device Role / Timing Role: Logic-level gate controller - converts low-current MCU GPIOs into robust, slew-controlled enable signals with precise timing margins. Use Value: Guarantees <10 ns enable/disable skew across four independent channels, preventing race conditions during multi-rail power-up sequences. |
Use Scenario: Isolating camera sensor reset and clock enable signals between 3.3 V image processor and 5 V serializer ICs in rear-view camera modules. IC Role / Device Role / Timing Role: Timing-critical buffer - preserves signal edge integrity and jitter performance (<0.5 ns added skew) for pixel clock distribution. Use Value: Meets MIPI CSI-2 timing budget for 1.5 Gbps links; overvoltage tolerance prevents latch-up during hot-plug events in service bays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT126PW-Q100 | TSSOP14 package (4.4 mm width); RθJA ≈ 138 K/W; no side-wettable flanks | Lower thermal performance; unsuitable for high-power-density automotive modules requiring AOI | Select only if board space allows larger footprint and thermal margin exceeds 15 °C |
| SN74AHCT126QPWRQ1 | Texas Instruments part; identical logic function and AEC-Q100 Grade 1; VCC range 4.5–5.5 V; tpd max 7.5 ns | Same functional behavior but different pinout (SOIC-14 vs DHVQFN14); no side-wettable flanks | Use only for drop-in replacement in SOIC layouts; not pin-compatible with BQ package |
Compared with 74AHCT126PW-Q100 and SN74AHCT126QPWRQ1, the 74AHCT126BQ-Q100 uniquely combines DHVQFN thermal efficiency, AOI-enabled manufacturability, and identical electrical specs-making it the sole choice for space-constrained, high-reliability automotive modules requiring automated solder-joint inspection.
Availability
74AHCT126BQ-Q100 is available at Aetrix Electronics and suitable for automotive body control modules, instrument cluster interfaces, power distribution units, and ADAS camera sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AHCT126BQ-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, high-reliability logic, analog, and MOSFET solutions optimized for automotive, industrial, and consumer applications.
The 74AHCT-Q100 series was designed specifically for automotive signal integrity and mixed-voltage interfacing, emphasizing AEC-Q100 qualification, wide temperature operation, and robust ESD/EMI resilience in harsh vehicle environments.
FAQ
Is the 74AHCT126BQ-Q100 pin-compatible with the 74AHC126BQ-Q100?
Yes - both share identical pinout, package (SOT762-1), and functional diagram. However, the 74AHCT126BQ-Q100 accepts TTL-level inputs (VIH = 2.0 V min), while the 74AHC126BQ-Q100 requires CMOS-level inputs (VIH = 3.85 V min at VCC = 5.5 V). Swapping them requires verifying source logic family compatibility.
Can the exposed thermal pad on the DHVQFN14 package be connected to ground?
Yes - the datasheet states the thermal pad may be left floating or connected to GND. If soldered to GND, it must remain electrically isolated from other nets and not tied to VCC or signal planes. Doing so improves thermal resistance by ~15% and enhances EMC performance in high-noise automotive environments.
What is the maximum capacitive load this device can drive while maintaining specified timing?
The device is characterized up to 50 pF load capacitance, with tpd ≤ 7.0 ns and tdis ≤ 11.5 ns at VCC = 5 V. Driving >50 pF increases propagation delay nonlinearly and risks violating setup/hold margins in synchronous systems; for >50 pF loads, add series termination or use a higher-drive buffer.
Does the 74AHCT126BQ-Q100 support hot-swap or live-insertion?
No - it lacks powered-off protection circuitry. Applying input signals while VCC = 0 V violates absolute maximum ratings (VI must stay within −0.5 V to VCC + 0.5 V). In hot-swap applications, external series resistors or dedicated hot-swap controllers are required to limit IOK clamping current to ≤20 mA.
74AHCT126BQ-Q100,1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHCT
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DHVQFN (2.5x3)
74AHCT126BQ-Q100,1 FAQ
1.How can I place an order for 74AHCT126BQ-Q100,1 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHCT126BQ-Q100,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHCT126BQ-Q100,1 reliable?
The price and inventory of 74AHCT126BQ-Q100,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT126BQ-Q100,1 is usually 5 days.
3.What payment methods are accepted for 74AHCT126BQ-Q100,1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT126BQ-Q100,1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHCT126BQ-Q100,1?
74AHCT126BQ-Q100,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHCT126BQ-Q100,1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHCT126BQ-Q100,1?
For technical support, including 74AHCT126BQ-Q100,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT126BQ-Q100,1 requirements.
6.How does Aetrix verify that 74AHCT126BQ-Q100,1 is sourced from the original manufacturer or authorized distributors?
All 74AHCT126BQ-Q100,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT126BQ-Q100,1 meets industry standards.
7.What is the process for return or replacement of 74AHCT126BQ-Q100,1?
All 74AHCT126BQ-Q100,1 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT126BQ-Q100,1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHCT126BQ-Q100,1 part is unused and in its original packaging.
Return procedure for 74AHCT126BQ-Q100,1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHCT126BQ-Q100,1 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

