Nexperia USA Inc. 74AHCT138D,118
- Part No.:
- 74AHCT138D,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74AHCT138D,118.pdf
- Description:
- NEXPERIA 74AHCT138D - DECODER/DR
- Quantity:
- Payment:

- Shipping:

Inventory:20,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHCT138D,118 from Nexperia is a 3-to-8 line inverting decoder/demultiplexer in SO16 package, operating at 4.5–5.5 V with TTL-compatible inputs, 8 mutually exclusive active-low outputs (Y0–Y7), and three enable inputs (E1, E2 active LOW; E3 active HIGH) for cascading up to 1-of-32 decoding. It serves as a memory chip select decoder in industrial microcontroller systems.
For engineers reviewing the 74AHCT138D,118 datasheet, 74AHCT138D,118 pinout, 74AHCT138D,118 application, or 74AHCT138D,118 equivalent, key selection considerations include TTL-level input compatibility, propagation delay ≤13.0 ns at 5 V/50 pF, -40 °C to +125 °C operation, SO16 thermal profile, and enable-input-driven demultiplexing capability.
Technical Context
The device implements a combinational logic decoder with fully decoded 3-bit binary address inputs (A0–A2) driving eight independent active-low outputs under triple-enable control. Its inverting output architecture ensures only one Yn is LOW per valid address/enable state, enabling precise chip-select routing.
Enable logic requires simultaneous assertion of both E1 and E2 (LOW) and E3 (HIGH); violation forces all outputs HIGH. This hierarchical enable scheme supports parallel expansion-e.g., four units plus one inverter yield a 5-to-32 decoder-without external gating logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | 3-to-8 inverting decoder/demultiplexer with active-low outputs |
| Supply Voltage Range | 4.5 V to 5.5 V - ensures compatibility with 5 V TTL and mixed-voltage system interfaces |
| Propagation Delay (tpd) | ≤13.0 ns at VCC = 5 V, CL = 50 pF - enables reliable timing in high-speed address decoding up to ~30 MHz |
| Input Compatibility | TTL-level inputs (VIH ≥ 2.0 V, VIL ≤ 0.8 V) - interoperable with legacy 74LS and microcontroller GPIO without level shifters |
| Operating Temperature | -40 °C to +125 °C - qualified for extended industrial and under-hood embedded applications |
| Output Drive | ±8 mA at VOH/VOL - sufficient to directly drive multiple 74-series inputs or small LED indicators |
| Power Dissipation | Max 500 mW (SO16) - supports continuous operation in compact PCB layouts with moderate airflow |
Pinout & Package
74AHCT138D,118 uses the SOT109-1 (SO16) plastic small outline package: 16-pin, 3.9 mm body width, 1.27 mm pitch, gull-wing leads, JEDEC MS-012 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address input LSB | Binary weight 2⁰; latched on enable assertion for output selection |
| 2 (A1) | Address input middle bit | Binary weight 2¹; determines Yn group partitioning with A0/A2 |
| 3 (A2) | Address input MSB | Binary weight 2²; selects among four output pairs (Y0–Y3 vs Y4–Y7) |
| 4 (E1) | Enable input (active LOW) | Global disable: pulls all outputs HIGH when HIGH; required LOW for decode operation |
| 5 (E2) | Enable input (active LOW) | Second global disable; both E1 and E2 must be LOW for any output activation |
| 6 (E3) | Enable input (active HIGH) | Final gate: must be HIGH with E1/E2 LOW to activate selected Yn |
| 7 (Y0) | Output (active LOW) | Selected when A2A1A0 = 000 and enables satisfied; drives chip select for Device 0 |
| 8 (GND) | Ground reference | 0 V return path for all internal logic and output current sinks |
| 9 (Y1) | Output (active LOW) | Selected when A2A1A0 = 001; used for peripheral #1 addressing |
| 10 (Y2) | Output (active LOW) | Selected when A2A1A0 = 010; supports multi-device I/O mapping |
| 11 (Y3) | Output (active LOW) | Selected when A2A1A0 = 011; enables banked memory access schemes |
| 12 (Y4) | Output (active LOW) | Selected when A2A1A0 = 100; routes signals to secondary subsystems |
| 13 (Y5) | Output (active LOW) | Selected when A2A1A0 = 101; supports modular expansion interfaces |
| 14 (Y6) | Output (active LOW) | Selected when A2A1A0 = 110; isolates debug or test circuitry |
| 15 (Y7) | Output (active LOW) | Selected when A2A1A0 = 111; activates highest-priority peripheral |
| 16 (VCC) | Supply voltage | +5 V power rail; decoupling capacitor required within 10 mm for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Triple enable architecture | Enables hierarchical decoding: two active-LOW (E1, E2) and one active-HIGH (E3) allow flexible cascade control without external gates |
| TTL-compatible input thresholds | VIH ≥ 2.0 V and VIL ≤ 0.8 V at 5 V supply ensure direct interfacing with 74LS, microcontrollers, and FPGA I/O banks |
| Inverting active-low outputs | All eight Y0–Y7 outputs assert LOW when selected, simplifying connection to active-low chip select (/CS) pins on memory and peripherals |
| High-speed propagation | tpd ≤ 13.0 ns (5 V, 50 pF) supports real-time decoding in systems with ≤30 MHz bus clocks |
| Extended temperature range | Rated from -40 °C to +125 °C - validated for use in industrial PLCs, motor drives, and automotive ECUs |
Applications
| Memory Address Decoding | Peripheral Multiplexing |
|---|---|
Use Scenario: Selecting among eight SRAM or Flash ICs in a microcontroller-based data logger with 24-bit address space. IC Role / Device Role / Timing Role: Acts as primary address decoder, translating upper address bits (A13–A15) into individual /CS lines for each memory bank. Use Value: Eliminates need for discrete logic or CPLD; reduces BOM count and layout area while maintaining <13 ns decode latency. | Use Scenario: Routing UART, SPI, and I²C signals to one of eight sensor nodes in an environmental monitoring network. IC Role / Device Role / Timing Role: Functions as a demultiplexer using E1 as data input and A0–A2 as channel address, enabling time-shared bus arbitration. Use Value: Enables single-controller control of eight identical sensor modules with no software overhead or additional drivers. |
| Industrial I/O Expansion | Legacy System Interface |
Use Scenario: Adding 8-channel digital output capability to a PLC mainboard via optocoupler-isolated driver stages. IC Role / Device Role / Timing Role: Generates strobed enable signals for eight parallel-output latch ICs, synchronized to CPU write cycles. Use Value: Provides deterministic, glitch-free output enable timing across all channels, critical for safety-critical actuator control. | Use Scenario: Interfacing a modern ARM Cortex-M4 MCU (3.3 V I/O) to legacy 5 V TTL peripherals in factory automation equipment. IC Role / Device Role / Timing Role: Serves as level-translating decoder: accepts 3.3 V address inputs (within VIH/VIL margin) and drives 5 V /CS lines. Use Value: Avoids dedicated level shifters; leverages built-in TTL input compatibility to reduce component count and signal path skew. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC138PW,118 | CMOS input thresholds (VIH ≥ 3.85 V @ 5 V), slower max tpd (28 ns), same SO16 package | Requires clean 5 V logic levels; unsuitable for direct 3.3 V MCU interface without pull-ups | Select when system uses pure CMOS logic and timing budget allows >2× delay penalty |
| SN74LS138N | Bipolar TTL process; higher ICC (19 mA typ), narrower temp range (-40 °C to +85 °C), DIP-16 only | Higher power draw and thermal load; incompatible with surface-mount production and extended-temp environments | Select only for through-hole prototyping or legacy board repair where footprint matches |
Compared with 74HC138PW,118 and SN74LS138N, the 74AHCT138D,118 uniquely balances TTL input compatibility, SO16 manufacturability, and industrial temperature support-making it optimal for new 5 V embedded designs requiring drop-in replaceability and production scalability.
Availability
74AHCT138D,118 is available at Aetrix Electronics and suitable for memory address decoding, peripheral multiplexing, industrial I/O expansion, and legacy system interface applications requiring stable component supply across extended temperature ranges.
Supply support for 74AHCT138D,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance, energy-efficient logic, analog, and MOSFET devices for industrial, automotive, and consumer markets.
The 74AHCT138D,118 belongs to Nexperia's AHCT logic family-designed specifically for seamless integration between TTL and CMOS systems, emphasizing robust input compatibility, low dynamic power, and extended temperature reliability.
FAQ
Can 74AHCT138D,118 operate with a 3.3 V supply?
No. The 74AHCT138D,118 is specified only for 4.5 V to 5.5 V operation per its Recommended Operating Conditions table. At 3.3 V, input thresholds (VIH ≥ 2.0 V) may be met, but VOH/VOL performance, propagation delay, and output drive fall outside guaranteed specs-and the device is not characterized or qualified below 4.5 V.
What happens if only one enable input is asserted?
If fewer than all three enables meet their required states-e.g., E1 = LOW but E2 = HIGH or E3 = LOW-then all eight outputs (Y0–Y7) remain HIGH regardless of A0–A2 values. This is defined in the Function Table: any invalid enable combination forces outputs HIGH as a fail-safe decode inhibition.
Is the SO16 package RoHS-compliant and lead-free?
Yes. The SOT109-1 (SO16) package used for 74AHCT138D,118 is RoHS-compliant and lead-free, meeting EU Directive 2011/65/EU and Nexperia's standard environmental compliance requirements. Full material declarations and test reports are available upon request via Aetrix Electronics' technical support.
How does the device handle unused enable inputs?
Unused enable inputs must be permanently tied to their defined active state: E1 and E2 to GND (for active LOW), E3 to VCC (for active HIGH). Floating enables risk metastability, increased ICC, or unintended output activation due to noise coupling-especially in high-noise industrial environments.
74AHCT138D,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 8mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74AHCT138D,118 FAQ
1.How can I place an order for 74AHCT138D,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHCT138D,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHCT138D,118 reliable?
The price and inventory of 74AHCT138D,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT138D,118 is usually 5 days.
3.What payment methods are accepted for 74AHCT138D,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT138D,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHCT138D,118?
74AHCT138D,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHCT138D,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHCT138D,118?
For technical support, including 74AHCT138D,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT138D,118 requirements.
6.How does Aetrix verify that 74AHCT138D,118 is sourced from the original manufacturer or authorized distributors?
All 74AHCT138D,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT138D,118 meets industry standards.
7.What is the process for return or replacement of 74AHCT138D,118?
All 74AHCT138D,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT138D,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHCT138D,118 part is unused and in its original packaging.
Return procedure for 74AHCT138D,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHCT138D,118 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

