Nexperia USA Inc. 74AHCT1G02GW,125
- Part No.:
- 74AHCT1G02GW,125
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74AHCT1G02GW,125.pdf
- Description:
- IC GATE NOR 1CH 2-INP 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,446
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHCT1G02GW,125 from Nexperia is a single 2-input NOR gate logic IC with TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), 5-pin TSSOP5 (SOT353-1) package, −40 °C to +125 °C operating range, and propagation delay of 3.5–7.0 ns (CL = 15–50 pF, VCC = 4.5–5.5 V). It serves as a level-translating combinational logic element in mixed-voltage digital control paths.
For engineers reviewing the 74AHCT1G02GW,125 datasheet, 74AHCT1G02GW,125 pinout, 74AHCT1G02GW,125 application, or 74AHCT1G02GW,125 equivalent, key selection criteria include TTL-level input compatibility, overvoltage-tolerant inputs up to 5.5 V, symmetrical output drive (±8 mA), industrial temperature support, and low dynamic power dissipation (CPD = 19 pF).
Technical Context
This device implements a single 2-input NOR function with true complementary CMOS output stage, delivering balanced tPLH/tPHL propagation delays and symmetrical output impedance. Its TTL-compatible input thresholds enable direct interfacing with legacy 5 V logic families while operating from 4.5–5.5 V supply.
The input structure supports overvoltage tolerance up to 5.5 V independent of VCC, allowing safe operation in mixed-supply systems where input signals may exceed the local rail. Static and dynamic characteristics are fully specified across −40 °C to +125 °C, with latch-up immunity exceeding 100 mA per JESD78 Class II Level A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Single 2-input NOR gate with active-low output; implements Y = NOT(A OR B) |
| Supply Voltage Range | 4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL and mixed 5 V/3.3 V systems |
| Input Thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V - guarantees reliable recognition of TTL-level signals at VCC = 4.5–5.5 V |
| Propagation Delay | 3.5–7.0 ns (CL = 15–50 pF, VCC = 5.0 V) - enables use in sub-100 MHz synchronous control paths |
| Output Drive | ±8 mA at VOH/VOL - provides robust noise margin and fan-out capability into standard CMOS/TTL loads |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood, industrial motor control, and harsh-environment embedded applications |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 system-level ESD robustness requirements |
Pinout & Package
TSSOP5 (SOT353-1) plastic thin shrink small outline package: 5-lead, 1.25 mm body width, 0.65 mm pitch, exposed pad not present, pin 1 index in lower-left corner below marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (B) | Data input B | Active-HIGH TTL-compatible input; overvoltage tolerant to 5.5 V regardless of VCC |
| 2 (A) | Data input A | Active-HIGH TTL-compatible input; electrically identical to Pin 1, supports wired-OR expansion |
| 3 (GND) | Ground reference | 0 V return path for all internal circuitry and output current; must be low-impedance for noise immunity |
| 4 (Y) | Data output Y | Active-LOW CMOS output; sinks or sources up to ±8 mA with rail-to-rail swing (VOL ≤ 0.55 V, VOH ≥ 3.70 V) |
| 5 (VCC) | Positive supply | Primary power rail (4.5–5.5 V); supplies internal logic and output drivers; bypass capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| TTL-level input compatibility | Enables direct interface with legacy 5 V microcontrollers, FPGAs, and peripheral ICs without external level shifters |
| Overvoltage-tolerant inputs | Accepts input signals up to 5.5 V even when VCC = 4.5 V - eliminates risk of damage during hot-swap or voltage sequencing |
| Symmetrical output impedance | Ensures matched rise/fall times and consistent timing margins in both sourcing and sinking modes |
| Industrial temperature range | Validated operation from −40 °C to +125 °C supports deployment in automotive engine control units and industrial PLCs |
| Low dynamic power dissipation | CPD = 19 pF enables <1 μW/MHz static + dynamic power at 5 V - critical for battery-backed or thermally constrained modules |
Applications
| Motor Control Logic | Industrial Sensor Interface |
|---|---|
|
Use Scenario: Combining fault signals (e.g., overcurrent, overtemperature, stall detection) in a BLDC motor driver to generate a unified shutdown command. IC Role / Device Role / Timing Role: NOR gate performs active-low OR logic on multiple fault inputs; output directly drives enable/disable input of gate driver IC. Use Value: Eliminates need for discrete diodes or additional logic stages; propagation delay <7 ns ensures real-time fault response within safety-critical timing budgets. |
Use Scenario: Converting open-collector sensor outputs (e.g., Hall-effect switches, limit switches) into clean CMOS-compatible active-high enable signals for ADC sampling control. IC Role / Device Role / Timing Role: Inverts and wires together multiple sensor status lines; acts as asynchronous event combiner before microcontroller interrupt input. Use Value: Overvoltage-tolerant inputs accept 5 V sensor outputs while operating from 5 V rail; symmetrical drive ensures fast edge integrity into MCU GPIO. |
| Power Sequencing Supervisor | Legacy System Bus Glue Logic |
|
Use Scenario: Monitoring multiple DC/DC converter OK signals to assert a global "power good" signal only when all rails are stable. IC Role / Device Role / Timing Role: NOR gate implements negative-logic AND function (via De Morgan's law); output asserts low only when all inputs are low (i.e., all converters OK). Use Value: Single-gate solution reduces board area vs. multi-input AND IC; −40 °C to +125 °C rating matches power supply thermal profile. |
Use Scenario: Adapting address decode logic between older 5 V ISA bus peripherals and newer 5 V microcontroller address spaces with partial decoding. IC Role / Device Role / Timing Role: Implements address-range masking and chip-select generation using fixed address bits and control strobes. Use Value: TTL input thresholds guarantee reliable recognition of ISA bus timing edges; 3.5 ns typical tpd preserves setup/hold timing margins in 8 MHz bus cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74AHCT1G02GV,125 | Same logic function and electrical specs, but in SC-74A (SOT753) package - 3.1 mm × 1.7 mm body, 0.95 mm pitch, no exposed pad | Preferred for manual assembly or wave soldering due to larger pad spacing and mechanical robustness | Select GV variant when PCB reflow profile lacks fine-pitch capability or when higher mechanical reliability under vibration is required |
| SN74LVC1G02DBVR | CMOS-level inputs (VIH = 2.0 V @ VCC = 3.3 V), wider supply range (1.65–5.5 V), but only rated to +85 °C | Suitable for 3.3 V–5 V mixed systems with less stringent temperature requirements; lacks industrial temp grade | Choose LVC variant only if operating ambient stays ≤+85 °C and supply flexibility outweighs temperature assurance |
Compared with 74AHCT1G02GV,125, the GW variant offers finer pitch and smaller footprint for high-density layouts; versus SN74LVC1G02DBVR, it delivers guaranteed +125 °C operation and superior noise immunity in noisy industrial environments, at the cost of fixed 4.5–5.5 V supply constraint.
Availability
74AHCT1G02GW,125 is available at Aetrix Electronics and suitable for motor control logic, industrial sensor interfaces, power sequencing supervisors, and legacy system bus glue logic requiring stable component supply across extended temperature ranges.
Supply support for 74AHCT1G02GW,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with core expertise in energy-efficient, high-reliability solutions for automotive and industrial markets.
This device belongs to Nexperia's AHCT logic family, engineered specifically for TTL-compatible interfacing in industrial-grade 5 V systems where robustness, wide temperature operation, and precise timing are essential.
FAQ
Is 74AHCT1G02GW,125 compatible with 3.3 V microcontroller outputs?
No - its TTL-level inputs require VIH ≥ 2.0 V, but are only guaranteed functional when VCC = 4.5–5.5 V. A 3.3 V MCU output may not reliably meet the 2.0 V VIH threshold under worst-case conditions (e.g., VCC = 4.5 V, temperature extremes). Use 74AHC1G02GW,125 for CMOS-level compatibility down to 2.0 V supply.
Can this device drive a 50 pF load at 10 MHz without signal degradation?
Yes - with CL = 50 pF and VCC = 5.0 V, propagation delay is ≤9.5 ns and output drive is ±8 mA, ensuring clean edges and <10% overshoot/undershoot. CPD = 19 pF yields dynamic power <1 μW/MHz, confirming suitability for sustained 10 MHz toggle rates in thermally managed designs.
What is the maximum allowable input voltage when VCC = 4.5 V?
The absolute maximum input voltage is +7.0 V per Table 5, but the overvoltage-tolerant design guarantees safe operation up to +5.5 V regardless of VCC. Applying >5.5 V risks permanent damage even if within the ±7.0 V limiting value, as clamping circuits are optimized for ≤5.5 V overvoltage events.
Does this part support hot-swap insertion into a live 5 V backplane?
Yes - overvoltage-tolerant inputs and JESD78 Class II Level A latch-up immunity (>100 mA) allow safe connection to powered systems. However, VCC must be ramped before applying input signals to avoid transient current injection through input protection diodes; follow Nexperia's recommended power sequencing guidelines.
74AHCT1G02GW,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AHCT
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74AHCT1G02GW,125 FAQ
1.How can I place an order for 74AHCT1G02GW,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHCT1G02GW,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHCT1G02GW,125 reliable?
The price and inventory of 74AHCT1G02GW,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT1G02GW,125 is usually 5 days.
3.What payment methods are accepted for 74AHCT1G02GW,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT1G02GW,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHCT1G02GW,125?
74AHCT1G02GW,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHCT1G02GW,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHCT1G02GW,125?
For technical support, including 74AHCT1G02GW,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT1G02GW,125 requirements.
6.How does Aetrix verify that 74AHCT1G02GW,125 is sourced from the original manufacturer or authorized distributors?
All 74AHCT1G02GW,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT1G02GW,125 meets industry standards.
7.What is the process for return or replacement of 74AHCT1G02GW,125?
All 74AHCT1G02GW,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT1G02GW,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHCT1G02GW,125 part is unused and in its original packaging.
Return procedure for 74AHCT1G02GW,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHCT1G02GW,125 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
