Texas Instruments 74AHCT1G126DCKRG4
- Part No.:
- 74AHCT1G126DCKRG4
- Manufacturer:
- Texas Instruments
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74AHCT1G126DCKRG4.pdf
- Description:
- IC BUF NON-INVERT 5.5V SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:1,924
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AHCT1G126DCKRG4 from Texas Instruments is a single 3-state bus buffer gate with TTL-compatible inputs, operating at 4.5–5.5 V, delivering ±8 mA output drive, 6 ns max propagation delay at 5 V, and 10 µA max quiescent current - used for level translation and bus isolation in compact logic interfaces.
For engineers reviewing the 74AHCT1G126DCKRG4 datasheet, 74AHCT1G126DCKRG4 pinout, 74AHCT1G126DCKRG4 application, or 74AHCT1G126DCKRG4 equivalent, key selection criteria include its SC-70 (DCK) 5-pin package, 3-state control via OE, true-buffer logic function, and compatibility with 3.3 V-to-5 V up-translation in space-constrained industrial and automotive subsystems.
Technical Context
The 74AHCT1G126DCKRG4 implements a single non-inverting buffer with active-high 3-state output enable (OE), where Y = A when OE = HIGH and Y = high-impedance when OE = LOW. Its TTL-compatible input thresholds (VIL = 0.8 V, VIH = 2.0 V) support direct interfacing with legacy 3.3 V logic while operating from a 5 V supply.
It features slow edge rates to suppress output ringing, low power consumption (≤10 µA ICC), and robust ESD protection (±2000 V HBM). Thermal resistance is RθJA = 289.2 °C/W in the SC-70 package, supporting operation from –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures stable CMOS operation across industrial 5 V rails with margin for ripple and drop. |
| Max Propagation Delay | 6 ns at 5 V, CL = 15 pF - enables timing-critical signal buffering in sub-100 MHz digital control paths. |
| Output Drive | ±8 mA at 5 V - sufficient to drive multiple 74-series TTL inputs or short PCB traces without external buffering. |
| Input Compatibility | TTL voltage levels (VIH = 2.0 V, VIL = 0.8 V) - allows direct connection to 3.3 V microcontrollers and FPGAs without level shifters. |
| Quiescent Current | 10 µA max ICC - supports low-power standby modes in battery-backed or energy-sensitive systems. |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive, motor control, and industrial ambient environments. |
| ESD Rating | ±2000 V HBM - meets standard handling requirements for assembly and field service without special precautions. |
Pinout & Package
74AHCT1G126DCKRG4 uses the SC-70 (DCK) 5-pin surface-mount package, measuring 2.0 mm × 2.1 mm body size with 1.25 mm width, optimized for high-density PCB layouts. Pin 1 (OE) is located at the index corner per JEDEC MO-203.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Active-high output enable | Drives Y to high-Z when LOW; ties to GND via pulldown resistor for power-up safety. |
| 2 (A) | True data input | Accepts TTL-level signals; passes through to Y when OE = HIGH. |
| 3 (GND) | Ground reference | Return path for all internal logic and output current; must be low-inductance. |
| 4 (Y) | 3-state buffered output | Provides true (non-inverted) output with ±8 mA drive; floats when OE = LOW. |
| 5 (VCC) | Positive supply | 5 V nominal supply; requires local 0.1 µF bypass capacitor adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | Enables direct interface with 3.3 V logic families (e.g., microcontrollers, FPGAs) without level-shifting circuitry. |
| Slow edge rate control | Reduces output ringing and EMI on unterminated or lightly loaded traces, improving signal integrity in compact layouts. |
| Low ICC quiescent current | Minimizes system standby power - critical for always-on monitoring nodes and battery-assisted industrial sensors. |
| High-impedance state on power-up | OE tied to GND ensures Y remains disabled during VCC ramp, preventing bus contention in multi-driver systems. |
| Wide temperature range | Validated operation from –40 °C to +125 °C supports deployment in engine control units, motor drives, and outdoor infrastructure. |
Applications
| Motor Control Interface | Graphics Card Signal Isolation |
|---|---|
Use Scenario: Isolating microcontroller GPIOs from high-noise motor driver enable lines in AC induction motor inverters. IC Role / Device Role / Timing Role: Single-direction bus buffer with 3-state control, enabling clean enable/disable sequencing between MCU and gate driver ICs. Use Value: Prevents backfeed and contention during power-up/down; ±8 mA drive reliably switches optocoupler inputs or logic-level MOSFET gates. | Use Scenario: Buffering display timing signals (e.g., HSYNC, VSYNC) between GPU and panel interface ICs on high-speed graphics cards. IC Role / Device Role / Timing Role: Low-skew, low-ring true buffer ensuring signal integrity across split-plane routing sections. Use Value: 6 ns max tPD maintains tight setup/hold margins; SC-70 footprint saves space near dense BGA packages. |
| ADAS Sensor Hub Interface | Server Motherboard I²C Bus Extension |
Use Scenario: Level-translating and isolating CAN/LIN transceiver control signals in automotive ADAS domain controllers. IC Role / Device Role / Timing Role: 3.3 V MCU output buffer driving 5 V sensor bias or diagnostic lines with TTL-compatible thresholds. Use Value: Eliminates need for discrete level shifters; –40 °C to +125 °C rating matches AEC-Q100 ambient requirements. | Use Scenario: Extending I²C clock/data lines between baseboard management controller (BMC) and remote hot-swap modules in server motherboards. IC Role / Device Role / Timing Role: Bidirectional-capable buffer (used unidirectionally per line) adding drive strength and noise immunity to long I²C traces. Use Value: 10 µA ICC avoids loading BMC I/O pins; SC-70 package fits in narrow routing channels between DIMM slots and VRMs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AHCT1G125DCKRG4 | Inverting buffer (Y = NOT A); identical electrical specs, package, and pinout. | Requires logic inversion in signal path; unsuitable where polarity must be preserved. | Select only if system design accommodates inverted control logic; otherwise use 74AHCT1G126DCKRG4 for true buffering. |
| 74LVC1G126GM8X | Lower VCC range (1.65–5.5 V); 3.3 V optimized; slightly higher ICC (max 40 µA). | Better for mixed-voltage 3.3 V/5 V systems; not rated for full –40 °C to +125 °C industrial range. | Prefer for cost-sensitive consumer designs with 3.3 V primary supply; retain 74AHCT1G126DCKRG4 for 5 V-only or extended-temp industrial use. |
Compared with SN74AHCT1G125DCKRG4, the 74AHCT1G126DCKRG4 provides non-inverting functionality essential for direct signal pass-through, while versus 74LVC1G126GM8X, it delivers guaranteed 5 V operation and wider temperature compliance - making it the preferred choice for deterministic 5 V bus isolation in harsh environments.
Availability
74AHCT1G126DCKRG4 is available at Aetrix Electronics and suitable for motor control interfaces, ADAS sensor hubs, graphics card signal routing, and server motherboard I²C extension requiring stable component supply across automotive, industrial, and computing end markets.
Supply support for 74AHCT1G126DCKRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The SN74AHCT1G126 product line delivers single-gate 3-state buffers optimized for level translation, bus isolation, and noise-immune signal routing in space-constrained industrial and automotive control systems.
FAQ
What is the logic function of the 74AHCT1G126DCKRG4?
The 74AHCT1G126DCKRG4 is a single non-inverting bus buffer with 3-state output. When OE is HIGH, Y = A; when OE is LOW, Y enters high-impedance state. It does not invert, decode, or latch - strictly a true-pass buffer with enable control. This behavior is confirmed in the functional table and simplified schematic of the official TI datasheet SCLS380L.
Does the 74AHCT1G126DCKRG4 support 3.3 V input logic levels?
Yes, the 74AHCT1G126DCKRG4 accepts TTL-compatible inputs: VIH = 2.0 V min and VIL = 0.8 V max at VCC = 5 V. This allows reliable recognition of 3.3 V logic HIGH/LOW signals from microcontrollers or FPGAs without external level shifting - a core feature documented in Section 5.3 of the TI datasheet.
What is the recommended power supply decoupling for the 74AHCT1G126DCKRG4?
Texas Instruments recommends a 0.1 µF ceramic bypass capacitor placed as close as possible to the VCC pin (Pin 5) of the 74AHCT1G126DCKRG4. This minimizes supply noise and prevents transient-induced output glitches, especially during output switching - specified in Section 8.3 of the official datasheet SCLS380L.
Can the 74AHCT1G126DCKRG4 be used in automotive applications?
The 74AHCT1G126DCKRG4 operates from –40 °C to +125 °C and meets AEC-Q200 stress test guidelines for temperature cycling and HBM ESD (±2000 V), but it is not officially AEC-Q100 qualified. For production automotive ECUs, TI recommends the pin-compatible SN74AHCT1G126-Q1 variant. The 74AHCT1G126DCKRG4 may be used in non-safety-critical ADAS subsystems pending customer qualification.
What is the maximum capacitive load the 74AHCT1G126DCKRG4 can drive reliably?
The 74AHCT1G126DCKRG4 is characterized for CL = 15 pF and 50 pF loads in its switching specifications. At CL = 50 pF, tPLH/tPHL increases to 9.5 ns max. TI advises limiting total trace + input capacitance to ≤50 pF for guaranteed timing compliance; exceeding this degrades edge rate and may cause setup/hold violations in downstream receivers.
74AHCT1G126DCKRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AHCT
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
74AHCT1G126DCKRG4 FAQ
1.How can I place an order for 74AHCT1G126DCKRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AHCT1G126DCKRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AHCT1G126DCKRG4 reliable?
The price and inventory of 74AHCT1G126DCKRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT1G126DCKRG4 is usually 5 days.
3.What payment methods are accepted for 74AHCT1G126DCKRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT1G126DCKRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AHCT1G126DCKRG4?
74AHCT1G126DCKRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AHCT1G126DCKRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AHCT1G126DCKRG4?
For technical support, including 74AHCT1G126DCKRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT1G126DCKRG4 requirements.
6.How does Aetrix verify that 74AHCT1G126DCKRG4 is sourced from the original manufacturer or authorized distributors?
All 74AHCT1G126DCKRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT1G126DCKRG4 meets industry standards.
7.What is the process for return or replacement of 74AHCT1G126DCKRG4?
All 74AHCT1G126DCKRG4 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT1G126DCKRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AHCT1G126DCKRG4 part is unused and in its original packaging.
Return procedure for 74AHCT1G126DCKRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AHCT1G126DCKRG4 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
