Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AHCT2G126DC-Q10H

Name: 74AHCT2G126DC-Q10H
Brand: Nexperia USA Inc.
SKU: 74AHCT2G126DC-Q10H
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AHCT2G126DC-Q10H

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 8-VFSOP (0.091", 2.30mm Width)

Datasheet:: 74AHCT2G126DC-Q10H.pdf

Description:: IC BUF NON-INVERT 5.5V 8VSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,385

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AHCT2G126DC-Q10H from Nexperia is an automotive-qualified dual 3-state buffer/line driver with TTL-compatible inputs, operating from 4.5 V to 5.5 V supply, featuring symmetrical output impedance, overvoltage-tolerant inputs up to 5.5 V, and AEC-Q100 Grade 1 qualification for use in engine control units and body electronics.

For engineers reviewing the 74AHCT2G126DC-Q10H datasheet, 74AHCT2G126DC-Q10H pinout, 74AHCT2G126DC-Q10H application, or 74AHCT2G126DC-Q10H equivalent, key selection criteria include input logic compatibility (TTL), 3-state enable timing (t_en ≤ 9.5 ns at V_CC = 5 V), propagation delay (t_pd ≤ 7.5 ns), thermal rating (–40 °C to +125 °C), and VSSOP8 package footprint compatibility.

Technical Context

This device implements two independent non-inverting buffers, each with active-HIGH 3-state output enable (1OE, 2OE), enabling bidirectional bus isolation in automotive serial communication interfaces and sensor signal conditioning paths. Input thresholds are fixed at TTL levels (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) across the full temperature range.

Dynamic performance is characterized under CL = 15 pF and CL = 50 pF loads, with propagation delay (nA→nY) and enable/disable times (nOE→nY) specified down to –40 °C and up to +125 °C. The VSSOP8 package (SOT765-1) supports high-density PCB layouts while maintaining thermal derating of 4.9 mW/K above 99 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - Ensures robust operation in automotive 5 V rail environments with ±10% tolerance.
Input Logic Type	TTL - Direct compatibility with legacy microcontroller GPIOs and automotive sensor outputs without level-shifting.
Propagation Delay	≤ 7.5 ns at V_CC = 5 V, CL = 50 pF - Supports >100 MHz data rates in short-bus applications like LIN or local sensor interconnects.
Enable Time (t_en)	≤ 9.5 ns at V_CC = 5 V, CL = 50 pF - Enables fast bus arbitration and low-latency peripheral enable/disable sequencing.
Output Drive	±8 mA at V_CC = 4.5 V - Sufficient to drive 50 pF loads over 10 cm PCB traces without signal integrity degradation.
Operating Temperature	–40 °C to +125 °C - Validated for under-hood and powertrain control module placement per AEC-Q100 Grade 1.
ESD Protection	HBM > 2000 V, CDM > 1000 V - Meets automotive assembly and handling requirements without external protection.

Pinout & Package

VSSOP8 plastic very thin shrink small outline package (SOT765-1); 8 leads; body width 2.3 mm; pin 1 indicator located on lower left corner below marking code.

Pin/Terminal	Circuit Role	Design Meaning
1, 7 (1OE, 2OE)	Active-HIGH output enable	Drives corresponding output (1Y or 2Y) into high-impedance state when LOW; enables independent bus control per channel.
2, 5 (1A, 2A)	Data input	Non-inverting input accepting TTL-level signals; overvoltage tolerant to 5.5 V regardless of V_CC.
3, 6 (2Y, 1Y)	Data output	CMOS-output buffer with symmetrical rise/fall times; capable of sourcing/sinking ±8 mA at V_CC = 4.5 V.
4	GND	Reference ground terminal; must be connected to system ground plane with low-inductance path for noise immunity.
8	V_CC	Primary power supply input; requires local 100 nF ceramic decoupling capacitor placed within 3 mm of pin.

Key Features

Feature	Design Value
AEC-Q100 Grade 1 qualification	Validated for automotive use from –40 °C to +125 °C ambient, including lifetime reliability testing per stress test conditions.
Overvoltage-tolerant inputs	Accepts up to 5.5 V regardless of V_CC level - enables safe interfacing between mixed-voltage subsystems (e.g., 3.3 V MCU to 5 V sensor).
Symmetrical output impedance	Rise/fall time matching ensures minimal duty-cycle distortion on clock or data lines, critical for timing-sensitive automotive protocols.
Wide supply range (4.5–5.5 V)	Accommodates battery voltage fluctuations in automotive 5 V rails without requiring external regulators or LDOs.
Low dynamic power dissipation	CPD = 10 pF per buffer - limits switching current and heat generation in high-frequency bus applications.

Applications

Engine Control Unit (ECU) Signal Conditioning

Body Control Module (BCM) I/O Expansion

Use Scenario: Isolating and buffering analog-to-digital converter (ADC) reference signals and sensor excitation lines in ECU mainboard designs.

IC Role / Device Role / Timing Role: Dual non-inverting buffer with independent 3-state control provides clean signal routing while preventing back-drive during ADC sampling windows.

Use Value: TTL-compatible inputs interface directly with legacy 5 V microcontrollers; symmetrical output impedance maintains signal integrity across 10 cm PCB traces.

Use Scenario: Expanding GPIO count for door lock actuators, window lift motors, and interior lighting controls in BCM sub-assemblies.

IC Role / Device Role / Timing Role: 3-state line driver enables time-multiplexed sharing of a single diagnostic bus among multiple peripherals.

Use Value: Enable timing ≤ 9.5 ns allows rapid bus arbitration; AEC-Q100 qualification ensures long-term reliability in cabin temperature cycling environments.

Automotive LIN Bus Transceiver Interface

Instrument Cluster Display Data Latching

Use Scenario: Level-shifting and buffering LIN master transmit signals before driving transceiver input pins in distributed node modules.

IC Role / Device Role / Timing Role: Buffer isolates MCU GPIO from transceiver ESD events; overvoltage-tolerant inputs prevent latch-up during bus fault conditions.

Use Value: HBM > 2000 V and CDM > 1000 V eliminate need for external TVS diodes; 5.5 V input tolerance accommodates LIN bus overshoot transients.

Use Scenario: Driving segment-select lines for multiplexed LCD displays in digital instrument clusters where display refresh rate exceeds 60 Hz.

IC Role / Device Role / Timing Role: Dual buffer provides simultaneous latching of upper/lower nibble data to reduce display update latency.

Use Value: Propagation delay ≤ 7.5 ns ensures pixel data alignment across segments; VSSOP8 footprint saves board space in compact cluster assemblies.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74AHCT2G126DP-Q100	TSSOP8 package (SOT505-2), 3 mm body width vs. VSSOP8's 2.3 mm; identical electrical specs and AEC-Q100 qualification.	Better thermal dissipation (P_tot derates at 4.6 mW/K above 96 °C vs. 4.9 mW/K above 99 °C), suited for higher-power density layouts.	Select DP variant when board layout allows larger footprint and thermal management prioritizes over miniaturization.
SN74LVC2G126QDCURQ1	CMOS-input (not TTL), 1.65–5.5 V supply range; slightly higher t_pd (8.5 ns max at 5 V); same VSSOP8 package and AEC-Q100 Grade 1 rating.	Enables direct interfacing with 1.8 V/3.3 V MCUs but requires external pull-ups for TTL-level sensor inputs.	Select LVC variant only when system uses mixed-supply logic families and TTL compatibility is not required.

Compared with 74AHCT2G126DC-Q10H, the DP variant trades footprint size for improved thermal margin, while the SN74LVC2G126QDCURQ1 sacrifices TTL input compatibility for wider supply flexibility-neither offers drop-in replacement without layout or logic-level validation.

Availability

74AHCT2G126DC-Q10H is available at Aetrix Electronics and suitable for engine control units, body control modules, and instrument cluster assemblies requiring stable component supply across automotive production lifecycles.

Supply support for 74AHCT2G126DC-Q10H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET devices optimized for automotive, industrial, and consumer applications.

This device belongs to Nexperia's automotive-qualified logic portfolio, engineered specifically for robust signal buffering and bus isolation in harsh-temperature automotive subsystems with stringent AEC-Q100 compliance requirements.

FAQ

What is the maximum input voltage the 74AHCT2G126DC-Q10H can tolerate?

The 74AHCT2G126DC-Q10H features overvoltage-tolerant inputs rated to 5.5 V regardless of V_CC level, enabling safe interfacing with 5 V signals even when powered from lower supplies. This specification is validated per absolute maximum ratings and confirmed in Table 5 of the datasheet.

Does this part support hot-swap or live-insertion in automotive systems?

No. While the device includes ESD protection (HBM > 2000 V, CDM > 1000 V), it lacks explicit hot-swap circuitry such as slew-rate controlled outputs or undervoltage lockout. Live insertion into powered backplanes may cause bus contention or transient overstress and is not recommended without external protection.

Can both buffers be enabled simultaneously without affecting timing performance?

Yes. Electrical characteristics-including propagation delay (t_pd), enable time (t_en), and disable time (t_dis)-are specified per channel and remain unchanged when both channels operate concurrently, as verified in Tables 7 and 8 under worst-case load and temperature conditions.

Is there a lead-free and RoHS-compliant version of this part?

Yes. The 74AHCT2G126DC-Q10H is manufactured in full compliance with RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Its VSSOP8 package uses lead-free matte tin terminations and halogen-free molding compound, as documented in Nexperia's material declarations.

74AHCT2G126DC-Q10H Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AHCT

Package/Case:: 8-VFSOP (0.091", 2.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-VSSOP

74AHCT2G126DC-Q10H FAQ

1.How can I place an order for 74AHCT2G126DC-Q10H through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AHCT2G126DC-Q10H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AHCT2G126DC-Q10H reliable?

The price and inventory of 74AHCT2G126DC-Q10H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT2G126DC-Q10H is usually 5 days.

3.What payment methods are accepted for 74AHCT2G126DC-Q10H?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT2G126DC-Q10H transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AHCT2G126DC-Q10H?

74AHCT2G126DC-Q10H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AHCT2G126DC-Q10H order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AHCT2G126DC-Q10H?

For technical support, including 74AHCT2G126DC-Q10H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT2G126DC-Q10H requirements.

6.How does Aetrix verify that 74AHCT2G126DC-Q10H is sourced from the original manufacturer or authorized distributors?

All 74AHCT2G126DC-Q10H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT2G126DC-Q10H meets industry standards.

7.What is the process for return or replacement of 74AHCT2G126DC-Q10H?

All 74AHCT2G126DC-Q10H units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT2G126DC-Q10H, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AHCT2G126DC-Q10H part is unused and in its original packaging.

Return procedure for 74AHCT2G126DC-Q10H:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…