Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74AHCT74BQ,115

Name: 74AHCT74BQ,115
Brand: Nexperia USA Inc.
SKU: 74AHCT74BQ,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AHCT74BQ,115

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 14-VFQFN Exposed Pad

Datasheet:: 74AHCT74BQ,115.pdf

Description:: IC FF D-TYPE DUAL 1BIT 14DHVQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,885

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AHCT74BQ,115 from Nexperia is a dual positive-edge-triggered D-type flip-flop with asynchronous set (active LOW) and reset (active LOW), complementary Q/Q outputs, TTL-level input compatibility (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V), and operation up to 140 MHz at V_CC = 5.0 V with 50 pF load. It serves as a synchronous storage element in digital control logic, clock domain interfacing, and state machine registers in industrial PLC I/O modules.

For engineers reviewing the 74AHCT74BQ,115 datasheet, 74AHCT74BQ,115 pinout, 74AHCT74BQ,115 application, or 74AHCT74BQ,115 equivalent, this page delivers verified functional identity, DHVQFN14 package mapping, 14-terminal pin roles, propagation delay (t_pd ≤ 11.0 ns), setup/hold timing (t_su/t_h = 5.0/0 ns), and direct TTL-level interface capability without level-shifting.

Technical Context

This device implements two independent edge-triggered D flip-flops sharing no internal coupling-each with dedicated D, CP, SD, RD, Q, and Q̅ terminals. Its Schmitt-trigger clock inputs tolerate slow rise/fall times, enabling robust operation with noisy or low-slew-rate clocks.

The asynchronous SD and RD inputs override clock action and force Q/Q̅ to defined states regardless of CP state; they are active LOW and fully functional across the full -40 °C to +125 °C operating range. Input voltage thresholds comply with TTL logic levels, ensuring seamless integration with legacy 5 V LSTTL systems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	4.5 V to 5.5 V - Ensures compatibility with standard 5 V TTL and mixed-voltage systems; excludes 3.3 V operation.
t_pd (max)	11.0 ns @ V_CC = 5.0 V, C_L = 50 pF - Guarantees sub-10 ns timing margin for 80 MHz system clocks with setup/hold compliance.
t_su/t_h	5.0 ns / 0 ns @ V_CC = 5.0 V - Enables zero hold-time design simplification and tight data-to-clock alignment in synchronous pipelines.
f_max	140 MHz @ V_CC = 5.0 V, C_L = 15 pF - Supports high-speed sampling and register staging in real-time control loops.
V_IH/V_IL	≥ 2.0 V / ≤ 0.8 V - Matches TTL input thresholds, eliminating need for external level translators when interfacing with 74LS/74F families.
Operating Temp	-40 °C to +125 °C - Qualified for under-hood automotive, industrial motor drives, and extended-temperature embedded controllers.
P_tot	500 mW @ T_amb ≤ 98 °C - Sustains full-speed operation in thermally constrained PCB layouts with DHVQFN14 thermal pad.

Pinout & Package

DHVQFN14 (SOT762-1) package: 2.5 × 3.0 × 0.85 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical, optional GND connection), 14 solderable terminals, pin 1 index area marked on top surface.

Pin/Terminal	Circuit Role	Design Meaning
1RD	Asynchronous reset (Channel 1)	Active LOW; forces Q1 = 0, Q1̅ = 1 independent of clock; critical for power-on initialization and fault recovery.
1D	Data input (Channel 1)	Samples logic state on rising CP edge; must be stable ≥5 ns before CP transition for deterministic output.
1CP	Clock input (Channel 1)	Positive-edge triggered; Schmitt-trigger input accepts slow edges (≤20 ns/V slew); defines timing reference for data capture.
1SD	Asynchronous set (Channel 1)	Active LOW; forces Q1 = 1, Q1̅ = 0 regardless of CP; used for known-state assertion in safety-critical sequences.
1Q / 1Q̅	True/complement outputs (Channel 1)	Simultaneous, inverted outputs enable single-wire bus driving or differential signaling without external inverters.
2RD / 2SD / 2CP / 2D / 2Q / 2Q̅	Identical functions for Channel 2	Independent second flip-flop allows dual-path synchronization (e.g., data + strobe latching) in one compact footprint.
V_CC	Supply voltage	5 V nominal; decoupling capacitor (100 nF) required within 3 mm of pin 14 to suppress switching noise-induced metastability.
GND	Ground reference	Pin 7 provides primary return path; thermal pad (pin 1) may be floated or tied to GND for improved heat dissipation.

Key Features

Feature	Design Value
TTL-compatible inputs	Accepts standard 5 V TTL logic levels (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V), enabling direct connection to 74LS/74F families without level shifters.
Schmitt-trigger clock inputs	Enables reliable operation with slow-rising clock signals (≤20 ns/V), reducing susceptibility to noise-induced false triggering in industrial environments.
Asynchronous set/reset per channel	Independent SD/RD pins allow per-channel forced state initialization-essential for deterministic startup and error recovery in safety-critical logic.
Dual-channel independence	No shared internal nodes between channels; enables simultaneous, isolated data capture (e.g., parallel data + enable strobe) without crosstalk or timing interaction.
Extended temperature range	Rated from -40 °C to +125 °C, qualified for under-hood automotive ECUs, industrial motor controllers, and outdoor telecom equipment.

Applications

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Latching sensor status (door open/closed, seatbelt fastened) in distributed I/O nodes with isolated 5 V supply rails.

IC Role / Device Role / Timing Role: Dual D flip-flop captures parallel sensor inputs on synchronized clock edges; SD/RD pins initialize all outputs to safe state during power-up or CAN bus reset.

Use Value: Eliminates need for discrete pull-up/pull-down networks and external reset sequencing logic, reducing BOM count by 3–5 components per channel.

Use Scenario: Storing headlight mode (low/high beam) and fog lamp enable states in body control unit with fail-safe default behavior.

IC Role / Device Role / Timing Role: Acts as non-volatile state register; asynchronous RD asserts on ignition-off to force all lamps OFF, preventing battery drain.

Use Value: Provides hardware-enforced safety shutdown without MCU intervention, meeting ISO 26262 ASIL-B functional safety requirements.

Legacy System Interface Bridge

Real-Time Motor Control Sequencer

Use Scenario: Interfacing modern microcontroller GPIO (3.3 V) with legacy 5 V TTL peripherals (e.g., stepper driver enable lines, encoder index pulse capture).

IC Role / Device Role / Timing Role: Level-translating latch synchronizing burst-mode commands from ARM Cortex-M to 74LS138 address decoders.

Use Value: Replaces discrete MOSFET-based level shifters and RC debounce circuits, cutting layout area by 40% and improving signal integrity at 25 MHz toggle rates.

Use Scenario: Generating phase-aligned PWM dead-time insertion signals for three-phase inverter gate drivers in servo amplifiers.

IC Role / Device Role / Timing Role: Dual flip-flop captures complementary PWM edges; Q/Q̅ outputs drive independent high-side/low-side gate driver enable paths.

Use Value: Achieves <10 ns skew between complementary outputs, enabling <100 ns dead-time control-critical for minimizing shoot-through losses in 20 kHz SiC inverters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74AHCT74DR	SO-14 package (SOT108-1); 3.9 mm body width; higher thermal resistance (θ_JA = 120 K/W vs. 65 K/W for DHVQFN14)	Preferred for through-hole prototyping or legacy board rework where footprint compatibility with 74LS74 is required	Select when mechanical mounting stability or hand-soldering accessibility outweighs thermal performance needs.
74LVC74ABQ	3.3 V only (1.65–3.6 V); CMOS input thresholds; lower t_pd (5.2 ns) but incompatible with 5 V TTL inputs	Suitable for modern low-voltage FPGA/CPU I/O expansion where level translation is already handled upstream	Choose only in pure 3.3 V systems; avoid if interfacing with 5 V sensors, legacy logic, or mixed-voltage backplanes.

Compared with SN74AHCT74DR and 74LVC74ABQ, the 74AHCT74BQ,115 uniquely combines 5 V TTL compatibility, DHVQFN14 thermal efficiency, and -40 °C to +125 °C qualification-making it optimal for space-constrained, high-reliability industrial and automotive control designs requiring direct legacy interface.

Availability

74AHCT74BQ,115 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, legacy system interface bridges, and real-time motor control sequencers requiring stable component supply across extended temperature ranges.

Supply support for 74AHCT74BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert specializing in high-performance logic, analog, and discrete components, with leadership in automotive-grade reliability and energy-efficient packaging.

The 74AHCT series targets industrial and automotive applications requiring TTL-compatible 5 V logic with enhanced noise immunity, wide temperature operation, and compact thermal packages like DHVQFN.

FAQ

Can 74AHCT74BQ,115 operate at 3.3 V?

No. The 74AHCT74BQ,115 is specified only for V_CC = 4.5 V to 5.5 V. Its TTL-input thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V) require 5 V rail compliance; operation below 4.5 V risks undefined logic states and timing violations per Table 5 of the datasheet.

Is the thermal pad (pin 1) electrically connected?

No. The exposed thermal pad (pin 1) has no electrical function. Per datasheet note, it may remain floating or be soldered to GND for thermal improvement-but must never be connected to V_CC or signal nets, as it is internally isolated.

What is the maximum clock frequency with 50 pF load?

At V_CC = 5.0 V and C_L = 50 pF, the guaranteed maximum operating frequency is 65 MHz (Table 7, 74AHCT74 row). This reflects worst-case timing over -40 °C to +125 °C; typical operation reaches 80 MHz under controlled lab conditions.

Do set and reset override each other when asserted simultaneously?

Yes. When both SD and RD are LOW, the output enters an invalid state (Q = Q̅ = 1) per Table 3's "L L X X" row. This condition violates the flip-flop's defined logic states and must be avoided in design-use priority encoding or sequential assertion in system firmware.

74AHCT74BQ,115 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AHCT

Package/Case:: 14-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 140 MHz

Max Propagation Delay @ V, Max CL:: 8.8ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Iq):: 2 µA

Input Capacitance:: 3 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-DHVQFN (2.5x3)

74AHCT74BQ,115 FAQ

1.How can I place an order for 74AHCT74BQ,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AHCT74BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AHCT74BQ,115 reliable?

The price and inventory of 74AHCT74BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AHCT74BQ,115 is usually 5 days.

3.What payment methods are accepted for 74AHCT74BQ,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AHCT74BQ,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AHCT74BQ,115?

74AHCT74BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AHCT74BQ,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AHCT74BQ,115?

For technical support, including 74AHCT74BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AHCT74BQ,115 requirements.

6.How does Aetrix verify that 74AHCT74BQ,115 is sourced from the original manufacturer or authorized distributors?

All 74AHCT74BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AHCT74BQ,115 meets industry standards.

7.What is the process for return or replacement of 74AHCT74BQ,115?

All 74AHCT74BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AHCT74BQ,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AHCT74BQ,115 part is unused and in its original packaging.

Return procedure for 74AHCT74BQ,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…