Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74ALVC374D,118

Name: 74ALVC374D,118
Brand: Nexperia USA Inc.
SKU: 74ALVC374D,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74ALVC374D,118

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: 74ALVC374D,118.pdf

Description:: IC FF D-TYPE SNGL 8BIT 20SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,535

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74ALVC374D,118 from Nexperia is an octal positive-edge-triggered D-type flip-flop with 3-state outputs in SO20 (SOT163-1) package, operating from 1.65 V to 3.6 V supply, featuring IOFF partial power-down protection, Schmitt-trigger inputs for noise immunity, and guaranteed operation from −40 °C to +125 °C - used for data latching and bus isolation in industrial control I/O expansion.

For engineers reviewing the 74ALVC374D,118 datasheet, 74ALVC374D,118 pinout, 74ALVC374D,118 application, or 74ALVC374D,118 equivalent, this page delivers verified functional identity, SO20 pin mapping, timing parameters at 3.3 V/125 °C, IOFF behavior under power-down, and direct TTL-compatible interface capability without level-shifting.

Technical Context

This device implements eight independent edge-triggered D flip-flops synchronized to the rising edge of CP, with asynchronous 3-state control via active-low OE. Each flip-flop samples Dn input only during LOW-to-HIGH clock transition meeting setup/hold time requirements (e.g., tsu = 0.8 ns, th = 0.7 ns at VCC = 3.3 V).

Schmitt-trigger inputs tolerate slow signal edges, while IOFF circuitry disables outputs and blocks backflow current when VCC = 0 V - enabling hot-swap and partial power-down system architectures without external isolation components.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 3.6 V - supports mixed-voltage logic domains including 1.8 V, 2.5 V, and 3.3 V systems
Operating Temperature	−40 °C to +125 °C - qualified for extended industrial and under-hood automotive-adjacent environments
Propagation Delay (tpd)	2.5 ns typical at VCC = 3.3 V - enables reliable 300 MHz operation per flip-flop
IOFF Leakage Current	±10 μA max at VCC = 0 V - prevents damaging back-current during partial power-down
Input Thresholds	VIL ≤ 0.8 V, VIH ≥ 2.0 V at VCC = 3.3 V - ensures robust TTL-level compatibility
Output Drive Strength	±24 mA at VCC = 3.0 V - sufficient to drive 50 pF loads with <4.1 ns tpd and <5.1 ns tdis
ESD Protection	HBM >2000 V, CDM >1000 V - exceeds JEDEC JS-001/JS-002 Class 2/C3 for board-level handling

Pinout & Package

74ALVC374D,118 uses SO20 (SOT163-1) plastic small outline package: 20-pin, 7.5 mm body width, 1.27 mm pitch, gull-wing leads. Pin 1 is index-marked; pin 10 is GND; pin 20 is VCC.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output Enable (active LOW)	Asynchronously places all Q outputs in high-impedance state; no effect on internal flip-flop states
2 (Q0), 5 (Q1), 6 (Q2), 9 (Q3), 12 (Q4), 15 (Q5), 16 (Q6), 19 (Q7)	3-state output	Octal registered outputs; each reflects corresponding D-input sampled on CP ↑ edge when OE = LOW
3 (D0), 4 (D1), 7 (D2), 8 (D3), 13 (D4), 14 (D5), 17 (D6), 18 (D7)	Data input	Individual D inputs for each flip-flop; sampled synchronously on CP rising edge
11 (CP)	Clock input	Positive-edge-triggered; LOW-to-HIGH transition initiates sampling of all D inputs meeting setup/hold timing
10 (GND)	Ground reference	0 V reference for all I/O and internal logic; must be low-impedance connection
20 (VCC)	Supply voltage	Primary power rail; powers core logic and output drivers; decoupling capacitor required near pin

Key Features

Feature	Design Value
IOFF Partial Power-down	Outputs disabled and back-current blocked when VCC = 0 V - enables live insertion and multi-rail sequencing
Schmitt-trigger Inputs	Input hysteresis >0.3 V at VCC = 3.3 V - rejects noise on slow-rising control signals like reset or enable lines
Wide-Voltage Operation	1.65 V–3.6 V supply range - eliminates need for separate level translators in mixed-supply systems
TTL-Compatible Interface	VIL ≤ 0.8 V and VIH ≥ 2.0 V at 3.3 V - directly connects to legacy 5 V TTL outputs via pull-up or series resistor
Latch-up Immunity	Exceeds 250 mA per JESD78 Class II.A - ensures robustness against transient overvoltage events

Applications

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Latching sensor status (door open/closed, seatbelt fastened) before multiplexed transmission to MCU over CAN or LIN.

IC Role / Device Role / Timing Role: Octal register capturing parallel switch inputs synchronously to system clock; OE isolates bus during reconfiguration.

Use Value: Enables deterministic sampling of 8 discrete inputs with single clock edge and zero hold-time violation at 125 °C.

Use Scenario: Buffering and isolating microcontroller GPIOs driving LED clusters, relays, and diagnostic indicators.

IC Role / Device Role / Timing Role: Output latch providing drive strength and bus contention protection; IOFF prevents backfeed when MCU enters sleep mode.

Use Value: Eliminates need for external MOSFETs or diodes for power-domain isolation during low-power states.

Test Equipment Digital Pattern Generator

Medical Diagnostic Data Acquisition

Use Scenario: Holding test vectors for parallel stimulus delivery to DUT while maintaining stable output during vector transitions.

IC Role / Device Role / Timing Role: Synchronous data register with precise edge-aligned output enable; supports glitch-free pattern switching.

Use Value: Achieves sub-nanosecond timing margin compliance (tsu/th) across full temperature range for ATE-grade repeatability.

Use Scenario: Capturing parallel ADC outputs (e.g., 8-channel ECG front-end) before serialization to processor.

IC Role / Device Role / Timing Role: High-speed data latch synchronizing analog-to-digital conversion results to system clock domain.

Use Value: Guarantees 300 MHz maximum toggle rate with <4.1 ns propagation delay - preserves signal integrity in real-time waveform capture.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC374APWR	TI part with identical pinout and function; slightly higher ICC (max 10 μA vs 8 μA at 3.3 V) and lower fmax (200 MHz vs 300 MHz at 3.3 V)	Valid for commercial-temp (−40 °C to +85 °C) designs only; not rated to +125 °C	Select when cost sensitivity outweighs extended temperature need and 200 MHz suffices
74LVC374AD,118	Nexperia's LVC variant lacks IOFF and has narrower VCC range (1.65 V–3.3 V); otherwise identical SO20 footprint and timing	No power-down isolation - unsuitable for hot-swap or multi-rail partial shutdown systems	Choose only if IOFF is unnecessary and supply is strictly ≤3.3 V

Compared with SN74LVC374APWR and 74LVC374AD,118, the 74ALVC374D,118 uniquely delivers +125 °C operation, IOFF-enabled safe power sequencing, and highest fmax (300 MHz), making it optimal for thermally demanding industrial and automotive-adjacent control nodes.

Availability

74ALVC374D,118 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, automated test equipment, and medical data acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74ALVC374D,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions optimized for reliability and energy efficiency.

The 74ALVC series targets high-speed, low-voltage, industrial-grade logic applications - designed specifically for robust operation in noisy, thermally stressed, and mixed-supply environments where power sequencing and signal integrity are critical.

FAQ

What is the minimum setup time (tsu) for 74ALVC374D,118 at 3.3 V and 125 °C?

The minimum setup time is 0.8 ns at VCC = 3.0 V to 3.6 V across −40 °C to +125 °C, confirmed in Table 7 of the official Nexperia datasheet Rev. 4. This value is guaranteed - not typical - and applies identically at both temperature extremes within the specified voltage range.

Does 74ALVC374D,118 support hot-swap insertion when VCC is unpowered?

Yes. Its IOFF circuitry actively disables outputs and limits back-current to ±10 μA max when VCC = 0 V, satisfying JEDEC JESD78 Class II.A latch-up immunity and enabling safe live insertion into powered-backplane systems without risk of damage or bus contention.

Can 74ALVC374D,118 interface directly with 5 V TTL outputs?

Yes. With VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 3.3 V, it accepts standard TTL HIGH (2.4–5.0 V) and LOW (0–0.8 V) levels. No level shifter is needed - a simple current-limiting series resistor (e.g., 1 kΩ) suffices for robust interfacing.

Is the SO20 package (SOT163-1) RoHS-compliant and lead-free?

Yes. The 74ALVC374D,118 in SO20 packaging meets RoHS Directive 2011/65/EU and is fully lead-free, with matte tin (Sn) termination finish and halogen-free molding compound - verified in Nexperia's official product compliance documentation and material declarations.

74ALVC374D,118 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74ALVC

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Standard

Type:: D-Type

Output Type:: Tri-State, Non-Inverted

Number of Elements:: 1

Number of Bits per Element:: 8

Clock Frequency:: 300 MHz

Max Propagation Delay @ V, Max CL:: 3.6ns @ 3.3V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.65V ~ 3.6V

Current - Quiescent (Iq):: 10 µA

Input Capacitance:: 3.5 pF

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SO

74ALVC374D,118 FAQ

1.How can I place an order for 74ALVC374D,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74ALVC374D,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74ALVC374D,118 reliable?

The price and inventory of 74ALVC374D,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ALVC374D,118 is usually 5 days.

3.What payment methods are accepted for 74ALVC374D,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ALVC374D,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74ALVC374D,118?

74ALVC374D,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74ALVC374D,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74ALVC374D,118?

For technical support, including 74ALVC374D,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ALVC374D,118 requirements.

6.How does Aetrix verify that 74ALVC374D,118 is sourced from the original manufacturer or authorized distributors?

All 74ALVC374D,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ALVC374D,118 meets industry standards.

7.What is the process for return or replacement of 74ALVC374D,118?

All 74ALVC374D,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74ALVC374D,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74ALVC374D,118 part is unused and in its original packaging.

Return procedure for 74ALVC374D,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…