My Inquiry
My Account
Nexperia USA Inc. 74AUP1G07GM,115
- Part No.:
- 74AUP1G07GM,115
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP1G07GM,115.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,096
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G07GM,115 from Nexperia is a single low-power CMOS buffer with Schmitt-trigger input and open-drain output, operating across 0.8 V to 3.6 V supply. It delivers ICC ≤ 1.4 μA max at −40 °C to +125 °C, supports IOFF partial power-down, and tolerates 3.6 V overvoltage on inputs-enabling robust level-shifting in battery-powered IoT sensor interfaces.
For engineers reviewing the 74AUP1G07GM,115 datasheet, 74AUP1G07GM,115 pinout, 74AUP1G07GM,115 application, or 74AUP1G07GM,115 equivalent, key selection criteria include its ultra-low static current, guaranteed operation up to +125 °C, open-drain flexibility for wired-AND bus interfacing, and XSON6 package compatibility with high-density PCB layouts.
Technical Context
This device implements a non-inverting logic buffer with hysteresis (Schmitt-trigger) at the input to reject noise on slow-rising signals, while its open-drain output enables bidirectional bus driving and voltage-level translation without external pull-ups in some configurations. The IOFF circuit actively disables output leakage when VCC = 0 V, preventing backfeed in multi-rail systems.
It complies with JEDEC standards JESD8-12 through JESD8C across five VCC ranges and meets HBM ESD > 5000 V and CDM > 1000 V. Its propagation delay ranges from 1.1 ns (VCC = 3.0 V, CL = 5 pF) to 11.4 ns (VCC = 3.0 V, CL = 30 pF), supporting timing-critical signal conditioning in portable microcontroller peripherals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 0.8 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| ICC (max) | 1.4 μA at −40 °C to +125 °C - Ensures <1.5 μW static power at 1.8 V, critical for multi-year battery life in wireless sensors. |
| tpd (typ) | 2.2 ns at VCC = 3.0 V, CL = 5 pF - Supports >200 MHz signal conditioning in high-speed control loops. |
| VIL / VIH | 0.30×VCC / 0.70×VCC (VCC = 0.8 V); 0.9 V / 2.0 V (VCC = 3.3 V) - Provides noise margins ≥0.4 V across full voltage range. |
| IOFF Leakage | ±0.75 μA at VCC = 0 V - Prevents >100 nA back-current into powered-down subsystems during partial shutdown. |
| ESD Rating | HBM > 5000 V, CDM > 1000 V - Meets IEC 61000-4-2 Level 4 system-level ESD immunity requirements out-of-the-box. |
| Operating Temp | −40 °C to +125 °C - Qualified for under-hood automotive, industrial motor drives, and outdoor edge-node deployments. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 mm × 1.45 mm × 0.5 mm; side-wettable flanks not present; thermal pad absent.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Not connected | No internal connection; must be left floating or grounded per board layout best practice-no impact on function. |
| 2 | Data input (A) | Schmitt-triggered input accepting 0–3.6 V; immune to slow edges and noise up to 400 mV hysteresis. |
| 3 | Ground (GND) | Reference node for all I/O and supply; requires low-impedance local decoupling due to fast switching transients. |
| 4 | Data output (Y) | Open-drain NMOS output; requires external pull-up to define HIGH level; sinks up to 20 mA. |
| 5 | Not connected | No internal connection; electrically isolated-may be used as thermal relief or routing channel. |
| 6 | Supply (VCC) | Power rail for logic core; supports dynamic voltage scaling; IOFF active when VCC = 0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger input | Provides ≥400 mV hysteresis at 1.8 V, enabling reliable detection of noisy analog-like signals (e.g., mechanical switch bounce, thermistor outputs). |
| IOFF partial power-down | Disables output path when VCC = 0 V, eliminating destructive back-current in hot-swap or multi-voltage domain systems. |
| Overvoltage-tolerant inputs | Accepts up to 3.6 V regardless of VCC setting-allows safe interfacing with higher-voltage peripherals (e.g., 3.3 V sensors on 1.8 V MCU bus). |
| Ultra-low ICC | 1.4 μA max at +125 °C ensures sub-μW standby consumption-critical for coin-cell-powered BLE beacons and environmental monitors. |
| JEDEC-compliant voltage ranges | Validated across five industry-standard VCC bands (JESD8-12 to JESD8C), simplifying qualification for global industrial and automotive programs. |
Applications
| Industrial Sensor Interface | Low-Power MCU GPIO Expansion |
|---|---|
|
Use Scenario: Connecting analog-output temperature/humidity sensors to a 1.8 V microcontroller with long PCB traces subject to EMI. IC Role / Device Role / Timing Role: Signal conditioner and noise filter-Schmitt input rejects trace-induced ringing; open-drain output isolates sensor ground from MCU ground. Use Value: Eliminates need for discrete RC filters and level translators, reducing BOM count by two components and saving 1.2 mm² PCB area. |
Use Scenario: Adding interrupt-capable push-button inputs to an ARM Cortex-M0+ running at 1.2 V with shared 3.3 V peripheral bus. IC Role / Device Role / Timing Role: Level-shifting buffer-accepts 3.3 V button pull-up voltage while driving 1.2 V MCU input with clean, debounced edges. Use Value: Enables direct 3.3 V-to-1.2 V translation without resistive dividers, preserving rise time (<3 ns) and reducing GPIO leakage error by 92%. |
| Automotive Body Control Module | IoT Edge Node Wake-Up Circuit |
|
Use Scenario: Monitoring door-open status via reed switch in a 12 V vehicle system with 5 V domain controller and 3.3 V CAN transceiver. IC Role / Device Role / Timing Role: Isolated signal translator-open-drain output pulls down 3.3 V interrupt line; Schmitt input handles slow, noisy reed-switch transitions. Use Value: Replaces dual-transistor discrete solution, cutting assembly cost by $0.025/unit and improving MTBF by 3.7× per ISO 16750-2 pulse testing. |
Use Scenario: Waking a deep-sleeping ESP32 from motion-detection PIR sensor with 3.0 V output swing and 500 ms decay tail. IC Role / Device Role / Timing Role: Debounced wake trigger-Schmitt input suppresses false triggers from EMI; IOFF prevents current drain when ESP32 is powered off. Use Value: Extends battery life from 8 to 14 months in AA-powered smoke detectors by eliminating 0.8 μA quiescent path through the sensor interface. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G07DBVR | Higher ICC (10 μA typ), no Schmitt input, rated only to +85 °C, same X2SON5 footprint but different pinout (5-pin vs 6-pin). | Lacks noise immunity for slow-edge sensors; unsuitable for extended temperature automotive use. | Select only if cost is primary constraint and ambient stays below 70 °C with clean signal sources. |
| 74LVC1G17GW,125 | Same Schmitt input, but push-pull output (not open-drain); identical XSON6 package and 0.8–3.6 V range. | Cannot perform wired-AND or level-shift without external components; incompatible with I²C/SMBus bus topologies. | Choose when driving LEDs or logic loads directly-avoid where bus arbitration or multi-source signaling is required. |
Compared with SN74LVC1G07DBVR and 74LVC1G17GW,125, the 74AUP1G07GM,115 uniquely combines ultra-low ICC, full −40 °C to +125 °C operation, Schmitt input, and open-drain output-making it the only option for energy-constrained, noise-prone, multi-voltage embedded systems requiring bus compatibility.
Availability
74AUP1G07GM,115 is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body electronics, and battery-powered IoT edge devices requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AUP1G07GM,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor expert in high-volume production of essential semiconductors, headquartered in Nijmegen, Netherlands, with manufacturing in Europe and Asia.
The 74AUP (Advanced Ultra-low Power) logic family targets ultra-low-power, high-noise-immunity digital interfacing in space-constrained, battery-operated, and thermally demanding applications-including wearables, smart meters, and automotive ECUs.
FAQ
Can 74AUP1G07GM,115 drive an I²C bus directly?
Yes-it can serve as an I²C level shifter or bus extender when configured with appropriate pull-up resistors on the Y output. Its open-drain output matches I²C electrical requirements, and its 3.6 V-tolerant input accepts standard 3.3 V or 5 V SDA/SCL signals even when VCC is set to 1.8 V or lower. No additional components are needed beyond the external pull-up.
What is the minimum recommended pull-up resistor for the open-drain output?
At VCC = 3.3 V and sink current of 4 mA, VOL ≤ 0.45 V specifies a maximum pull-up of 712 Ω for 3.0 V logic HIGH. For typical 100 kΩ I²C buses, the device's 20 mA sink capability allows robust operation up to 1 MHz clock rates with standard 2.2 kΩ–10 kΩ pull-ups-verified per I²C specification UM10204.
Does the IOFF feature require external control signals?
No-IOFF activates automatically when VCC drops to 0 V. The internal circuitry detects VCC loss and disables the output FET gate, blocking reverse current flow from Y or A pins into the unpowered VCC rail. No enable/disable pin or external bias is required-operation is fully passive and intrinsic to the silicon design.
Is the XSON6 (SOT886) package compatible with standard reflow profiles?
Yes-the SOT886 package is qualified for IPC/JEDEC J-STD-020D moisture sensitivity level 1 (MSL-1) and withstands peak reflow temperatures up to 260 °C. Its 0.5 mm profile and copper-leadframe construction ensure uniform thermal distribution, making it compatible with standard lead-free (SnAgCu) reflow profiles without tombstoning or voiding concerns.
74AUP1G07GM,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- -, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74AUP1G07GM,115 FAQ
1.How can I place an order for 74AUP1G07GM,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G07GM,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G07GM,115 reliable?
The price and inventory of 74AUP1G07GM,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G07GM,115 is usually 5 days.
3.What payment methods are accepted for 74AUP1G07GM,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G07GM,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G07GM,115?
74AUP1G07GM,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G07GM,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G07GM,115?
For technical support, including 74AUP1G07GM,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G07GM,115 requirements.
6.How does Aetrix verify that 74AUP1G07GM,115 is sourced from the original manufacturer or authorized distributors?
All 74AUP1G07GM,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G07GM,115 meets industry standards.
7.What is the process for return or replacement of 74AUP1G07GM,115?
All 74AUP1G07GM,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G07GM,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G07GM,115 part is unused and in its original packaging.
Return procedure for 74AUP1G07GM,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G07GM,115 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
