Nexperia USA Inc. 74AUP1G07GW-Q100H
- Part No.:
- 74AUP1G07GW-Q100H
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74AUP1G07GW-Q100H.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G07GW-Q100 from Nexperia is a single-channel, automotive-grade CMOS buffer with open-drain output and Schmitt-trigger input. It operates across 0.8 V to 3.6 V supply, delivers <0.9 μA max ICC at 25 °C, supports -40 °C to +125 °C ambient, and features IOFF for partial power-down in mixed-voltage systems. It is used in automotive body control modules for level-shifting I²C pull-up or wake-up signal conditioning.
For engineers reviewing the 74AUP1G07GW-Q100 datasheet, 74AUP1G07GW-Q100 pinout, 74AUP1G07GW-Q100 application, or 74AUP1G07GW-Q100 equivalent, this page provides verified functional role, validated TSSOP5 pin mapping, confirmed AEC-Q100 Grade 1 qualification, and real-world automotive interface use cases - not generic logic buffer descriptions.
Technical Context
This device implements a non-inverting buffer stage with open-drain output, enabling wired-OR logic and voltage-level translation between domains. Its Schmitt-trigger input (VIH/VIL hysteresis ≥0.3×VCC) tolerates slow-rising signals from sensors or mechanical switches without oscillation.
The IOFF circuit actively disables output leakage when VCC = 0 V, limiting backflow current to ±0.75 μA - critical for hot-plug and multi-rail automotive subsystems. Propagation delay ranges from 1.1 ns (VCC = 3.3 V, CL = 5 pF) to 11.4 ns (VCC = 3.3 V, CL = 30 pF), scaling predictably with load capacitance and supply voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 0.8 V to 3.6 V - enables direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max ICC (25 °C) | 0.9 μA - ensures sub-1 μA static power in always-on vehicle modules like door latch monitors. |
| IOFF Leakage | ±0.75 μA at VCC = 0 V - prevents unintended current paths during ECU sleep mode or battery disconnect. |
| Input Hysteresis | ≥0.3×VCC - rejects noise on long harness runs (e.g., seat position sensor inputs) without external RC filtering. |
| tpd (CL = 5 pF) | 1.1 ns to 10.0 ns - supports >100 MHz signal conditioning for CAN FD wake-up pulses or LIN bus diagnostics. |
| ESD Rating | HBM >5000 V, CDM >1000 V - meets automotive board-level robustness requirements per ISO 10605. |
| Ambient Range | -40 °C to +125 °C - qualified for under-hood and cabin applications including HVAC control and lighting drivers. |
Pinout & Package
TSSOP5 package (SOT353-1): plastic thin shrink small outline, 5-lead, 1.25 mm body width, 0.65 mm pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | n.c. | No internal connection - left unconnected; no routing or grounding required. |
| 2 | A | CMOS Schmitt-trigger input - accepts slow or noisy signals; VIH/VIL thresholds scale with VCC. |
| 3 | GND | Ground reference for all I/O and internal circuitry - must be low-impedance path to system ground plane. |
| 4 | Y | Open-drain output - requires external pull-up to define high state; supports wired-AND and bus arbitration. |
| 5 | VCC | Power supply input - decoupling capacitor (100 nF) recommended within 3 mm of pin for transient immunity. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for automotive use from -40 °C to +125 °C ambient, including thermal cycling and HTOL stress. |
| IOFF partial power-down | Disables Y output when VCC = 0 V, blocking reverse current flow in multi-supply domains (e.g., infotainment + body domain interconnect). |
| Wide VCC range (0.8–3.6 V) | Eliminates need for separate level translators when interfacing 1.2 V microcontrollers with 3.3 V sensor buses. |
| Low-noise switching | Overshoot/undershoot <10 % of VCC - reduces EMI in EMC-sensitive zones like instrument cluster PCBs. |
| High noise immunity | Schmitt-trigger input with hysteresis ≥0.3×VCC - suppresses contact bounce in door switch detection circuits. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
|
Use Scenario: Wake-up signal conditioning from passive infrared (PIR) motion sensor to low-power MCU in door handle module. IC Role / Device Role / Timing Role: Buffer with Schmitt-trigger input cleans slow-rising analog comparator output; open-drain Y drives MCU interrupt line via 10 kΩ pull-up to 3.3 V rail. Use Value: Enables reliable wake-up at 1.8 V MCU supply while rejecting ESD-induced glitches on 2 m cable run. |
Use Scenario: Level-shifting I²C SDA line between 1.2 V camera SoC and 3.3 V radar processor in rear-view mirror assembly. IC Role / Device Role / Timing Role: Open-drain Y interfaces bidirectionally; A input monitors bus state; VCC tied to 3.3 V domain. Use Value: Eliminates dedicated I²C level shifter IC, reducing BOM count and layout area in space-constrained mirror housing. |
| Electric Power Steering (EPS) | Automotive Lighting Control |
|
Use Scenario: Debouncing steering angle sensor switch outputs before feeding to EPS controller GPIO. IC Role / Device Role / Timing Role: Schmitt-trigger input filters mechanical contact bounce; Y output pulls low to indicate switch closure. Use Value: Prevents false torque assist activation due to switch chatter during vibration, meeting ASIL-B functional safety intent. |
Use Scenario: Driving LED string enable lines in adaptive front-lighting system (AFS) using PWM from 2.5 V MCU. IC Role / Device Role / Timing Role: Buffer isolates MCU GPIO; open-drain Y sinks current into LED driver enable input with 10 kΩ pull-up. Use Value: Provides 4 mA sink capability at 3.3 V while maintaining <0.5 μA quiescent draw during headlight-off standby. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer with open-drain output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G07QDRYRQ1 | Wider VCC range (1.65–5.5 V); higher ICC (10 μA typ); no Schmitt input; IOFF not specified. | Better suited for 5 V legacy systems; unsuitable for sub-1.65 V domains or noise-prone sensor inputs. | Select only if operating above 1.65 V and Schmitt-triggering is unnecessary. |
| 74LVC1G07GW-Q100 | Higher ICC (4 μA max); no IOFF; same TSSOP5 package; identical pinout but lacks AEC-Q100 Grade 1 extended temperature validation. | Acceptable for cabin-only modules rated to +85 °C; fails under-hood thermal requirements. | Choose only for cost-sensitive non-under-hood applications where full Grade 1 qualification is not mandated. |
Compared with SN74LVC1G07QDRYRQ1 and 74LVC1G07GW-Q100, the 74AUP1G07GW-Q100 uniquely combines ultra-low ICC (<0.9 μA), guaranteed IOFF, Schmitt input, and full AEC-Q100 Grade 1 - making it the sole option for always-on, thermally demanding, noise-immune automotive nodes.
Availability
74AUP1G07GW-Q100 is available at Aetrix Electronics and suitable for automotive body control modules, ADAS sensor interfaces, electric power steering systems, and adaptive lighting control requiring stable component supply across extended temperature and long product lifecycles.
Supply support for 74AUP1G07GW-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and mobile markets.
The 74AUP (Advanced Ultra-low Power) family targets automotive and portable electronics where nanowatt static power, wide VCC operation, and AEC-Q100 compliance are mandatory design constraints.
FAQ
Can 74AUP1G07GW-Q100 drive a 10 kΩ pull-up resistor at 3.3 V while maintaining VOL ≤ 0.4 V?
Yes. At VCC = 3.0 V and IO = 4.0 mA, VOL is guaranteed ≤ 0.45 V (max) over -40 °C to +125 °C. With a 10 kΩ pull-up to 3.3 V, output current is ~0.33 mA - well below 4 mA test condition - ensuring VOL remains <0.15 V in practice, compatible with standard 3.3 V CMOS input thresholds.
Does the n.c. pin (Pin 1) require PCB footprint clearance or thermal relief?
No. Pin 1 is internally not connected - no electrical function or thermal path exists. Standard SMT pad design per SOT353-1 outline suffices; no keep-out or thermal isolation is needed. The pin serves only mechanical alignment and does not affect solder joint reliability or thermal performance.
How does IOFF behavior differ from high-impedance tri-state in this device?
IOFF is not tri-state: it disables the output FET stack when VCC = 0 V, blocking both sourcing and sinking paths. Unlike tri-state, there is no enable/disable control pin - IOFF activates automatically during power removal. This prevents backfeed from powered domains into unpowered ones, a key requirement for ISO 16750-2 load-dump survival.
Is the Schmitt-trigger hysteresis fixed or VCC-dependent?
Hysteresis is VCC-dependent: VIH − VIL ≥ 0.3×VCC across all operating voltages (0.8 V to 3.6 V). At 1.2 V supply, hysteresis is ≥360 mV; at 3.3 V, ≥990 mV. This scaling ensures consistent noise margin regardless of rail voltage - critical for mixed-supply automotive gateways.
74AUP1G07GW-Q100H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- -, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74AUP1G07GW-Q100H FAQ
1.How can I place an order for 74AUP1G07GW-Q100H through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G07GW-Q100H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G07GW-Q100H reliable?
The price and inventory of 74AUP1G07GW-Q100H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G07GW-Q100H is usually 5 days.
3.What payment methods are accepted for 74AUP1G07GW-Q100H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G07GW-Q100H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G07GW-Q100H?
74AUP1G07GW-Q100H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G07GW-Q100H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G07GW-Q100H?
For technical support, including 74AUP1G07GW-Q100H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G07GW-Q100H requirements.
6.How does Aetrix verify that 74AUP1G07GW-Q100H is sourced from the original manufacturer or authorized distributors?
All 74AUP1G07GW-Q100H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G07GW-Q100H meets industry standards.
7.What is the process for return or replacement of 74AUP1G07GW-Q100H?
All 74AUP1G07GW-Q100H units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G07GW-Q100H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G07GW-Q100H part is unused and in its original packaging.
Return procedure for 74AUP1G07GW-Q100H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G07GW-Q100H Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

