Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP1G07GX4Z

Name: 74AUP1G07GX4Z
Brand: Nexperia USA Inc.
SKU: 74AUP1G07GX4Z
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1G07GX4Z

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 4-XFDFN

Datasheet:: 74AUP1G07GX4Z.pdf

Description:: IC BUFFER NON-INVERT 3.6V 4X2SON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:19,900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1G07GX4Z from Nexperia is a single low-power CMOS buffer with open-drain output, Schmitt-trigger input, and IOFF partial power-down capability. It operates across 0.8 V to 3.6 V supply, delivers ≤1.4 μA max ICC at −40 °C to +125 °C, supports 4 mA output drive at 3.0 V, and features 0.32 mm profile X2SON4 packaging for space-constrained I²C bus level-shifting and GPIO expansion in portable IoT sensors.

For engineers reviewing the 74AUP1G07GX4Z datasheet, 74AUP1G07GX4Z pinout, 74AUP1G07GX4Z application, or 74AUP1G07GX4Z equivalent, key selection criteria include open-drain compatibility with mixed-voltage interfaces, sub-1 μA static current at 0.8 V, Schmitt-trigger noise immunity on slow-rising control signals, and thermal-enhanced X2SON4 package suitability for reflow-sensitive high-density PCBs.

Technical Context

This device implements a non-inverting buffer stage with open-drain output topology, enabling wired-AND logic and bidirectional voltage translation without external pull-ups in I²C-compliant systems. The Schmitt-trigger input provides hysteresis (typically 0.3×VCC) to reject noise on long traces or mechanical switch inputs.

IOFF circuitry actively disables output leakage when VCC = 0 V, limiting backflow current to ±0.75 μA - critical for hot-swap and multi-rail power sequencing. Input tolerance up to 3.6 V allows interfacing with higher-voltage controllers while powered from lower VCC rails.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - enables direct operation from Li-ion battery (2.7–3.6 V), coin cell (1.2–1.5 V), or ultra-low-power MCU I/O rails.
Max ICC (−40 °C to +125 °C)	1.4 μA - ensures <1 nW static power at 0.8 V, suitable for always-on sensor nodes with multi-year battery life.
Output Drive (VOL @ 4 mA)	≤0.50 V at VCC = 3.0 V - guarantees reliable LOW-level recognition by 3.3 V logic receivers under full load.
Propagation Delay (CL = 5 pF)	1.1 ns to 3.6 ns across VCC range - supports >100 MHz toggle rates in clock distribution paths with minimal skew.
Input Hysteresis (VIH − VIL)	≥0.3×VCC - rejects >300 mV of common-mode noise on 1.8 V or 2.5 V control lines, eliminating need for external RC filtering.
ESD Rating (HBM)	5000 V - meets IEC 61000-4-2 Level 3 for robustness against handling discharge in automated assembly environments.
Operating Temperature	−40 °C to +125 °C - qualified for under-hood automotive modules, industrial motor drives, and outdoor edge gateways.

Pinout & Package

X2SON4 package (SOT1269-2): plastic thermal-enhanced extremely thin small outline, no leads, 4 terminals, body size 0.6 mm × 0.6 mm × 0.32 mm, side-wettable flanks not present, footprint compatible with automated optical inspection (AOI) and solder paste volume control.

Pin/Terminal	Circuit Role	Design Meaning
1	A	Data input with Schmitt-trigger threshold; accepts slow-rising signals down to 200 ns/V transition rate without chatter.
2	GND	Ground reference for all internal circuitry and ESD protection networks; must be connected before VCC during power-up.
3	Y	Open-drain output requiring external pull-up; sinks up to 20 mA, supports I²C, SMBus, and interrupt line sharing.
4	VCC	Power supply input; IOFF activation occurs automatically when VCC drops below 0.2 V, blocking reverse current flow.

Key Features

Feature	Design Value
Ultra-low static power	ICC ≤ 1.4 μA over full temperature range - eliminates need for power gating in always-on wake-up circuits.
IOFF partial power-down	Backflow current limited to ±0.75 μA at VCC = 0 V - prevents unintended powering of downstream circuits during rail sequencing.
Schmitt-trigger input	Hysteresis ≥0.3×VCC - enables clean switching on noisy microcontroller reset lines or mechanical button debouncing without external components.
Overvoltage-tolerant inputs	VI absolute max = +4.6 V - allows safe connection to 5 V or 3.3 V signal sources while operating from 1.2 V or 1.8 V supply.
Thermal-enhanced X2SON4	0.32 mm height, 0.6 mm × 0.6 mm footprint - fits beneath 0402 passives and enables double-sided component placement in wearables.

Applications

Industrial Sensor Node

I²C Bus Level-Shifting

Use Scenario: Battery-powered environmental sensor node with 1.8 V MCU and 3.3 V humidity/temperature sensor sharing I²C bus.

IC Role / Device Role / Timing Role: Open-drain buffer isolates voltage domains; Schmitt input cleans noisy MCU GPIO used as software I²C clock.

Use Value: Eliminates discrete MOSFET level shifter, reduces BOM count by 1 component, and maintains <1 μA sleep current.

Use Scenario: Microcontroller with 1.2 V I/O driving legacy 3.3 V EEPROM via shared I²C bus.

IC Role / Device Role / Timing Role: Acts as unidirectional level translator for SDA line; IOFF prevents backfeed when MCU powers down.

Use Value: Enables interoperability without violating 1.2 V I/O absolute maximum ratings; supports 400 kHz Fast-mode I²C timing.

Portable Medical Wearable

GPIO Expansion Interface

Use Scenario: Compact pulse oximeter using 0.9 V ASIC and 2.8 V OLED display, requiring synchronized enable signaling.

IC Role / Device Role / Timing Role: Buffer conditions slow-rising ASIC reset signal before driving display EN pin; Schmitt input suppresses EMI-induced glitches.

Use Value: Ensures deterministic display initialization across temperature; 0.32 mm height avoids interference with flex cable routing.

Use Scenario: Smart home hub MCU with exhausted GPIOs adds 4-channel interrupt expander using open-drain outputs.

IC Role / Device Role / Timing Role: Each 74AUP1G07GX4Z buffers one interrupt source to shared INT# line; wired-AND logic aggregates events.

Use Value: Reduces required PCB real estate by 65% vs. TSSOP5 alternatives; supports hot-plug detection with IOFF protection.

Equivalent & Alternatives

The following parts are listed as comparable options for similar buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74LVC1G07GW	Higher ICC (max 10 μA), wider VCC (1.65–5.5 V), no Schmitt input, TSSOP5 (1.25 mm width).	Lacks noise immunity on slow edges; requires external debounce for pushbutton use; larger footprint limits ultra-compact designs.	Select only if 5 V interface support is mandatory and board space permits TSSOP5.
SN74LVC1G07DBVR	Same VCC range (1.65–5.5 V), no Schmitt trigger, SOT-23-5 package, higher VOL (0.55 V @ 4 mA).	Not suitable for 0.8–1.2 V operation; lacks IOFF; larger thermal resistance limits high-density layouts.	Prefer only for legacy 3.3 V-only systems where TI's qualification data is required.

Compared with 74LVC1G07GW and SN74LVC1G07DBVR, the 74AUP1G07GX4Z uniquely combines sub-1 μA static current, Schmitt-trigger noise rejection, IOFF protection, and 0.6 mm × 0.6 mm X2SON4 packaging - making it the sole choice for battery-critical, noise-prone, space-constrained mixed-voltage interfaces.

Availability

74AUP1G07GX4Z is available at Aetrix Electronics and suitable for industrial sensor nodes, portable medical wearables, I²C bus level-shifting, and GPIO expansion interfaces requiring stable component supply across extended temperature ranges and ultra-low power budgets.

Supply support for 74AUP1G07GX4Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable standard products including logic, discrete, and MOSFET solutions.

The 74AUP (Advanced Ultra-low Power) logic family targets battery-powered and energy-harvesting applications, emphasizing nanowatt static power, wide VCC scalability, and robust signal integrity in miniaturized packages.

FAQ

Can 74AUP1G07GX4Z operate reliably at 0.85 V supply?

Yes. The device is fully specified from 0.8 V to 3.6 V, with VIH minimum of 0.70×VCC and VOL ≤0.11 V at 20 μA load when VCC = 0.85 V. Propagation delay remains ≤10 ns at CL = 5 pF, supporting low-voltage energy-harvesting systems.

Does the X2SON4 package support automated optical inspection (AOI)?

Yes. The SOT1269-2 package has exposed copper terminals with defined coplanarity (±0.02 mm) and consistent solder mask clearance, enabling reliable AOI detection of solder joint quality and tombstoning in high-volume SMT lines.

What is the maximum sink current for Y pin at 125 °C?

The output can sink 4 mA with VOL ≤0.50 V at VCC = 3.0 V and Tamb = +125 °C per datasheet Table 7. Derating is not required up to this condition; total power dissipation remains within 150 mW limit for X2SON4 package.

How does IOFF behave when VCC is ramped down during hot-swap?

IOFF activates when VCC falls below 0.2 V, limiting reverse current through Y or A pins to ±0.75 μA regardless of applied voltage (0–3.6 V). This prevents backfeeding into powered-down subsystems during live insertion/removal of modular boards.

74AUP1G07GX4Z Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 4-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: -, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 4-X2SON (0.6x0.6)

74AUP1G07GX4Z FAQ

1.How can I place an order for 74AUP1G07GX4Z through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G07GX4Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G07GX4Z reliable?

The price and inventory of 74AUP1G07GX4Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G07GX4Z is usually 5 days.

3.What payment methods are accepted for 74AUP1G07GX4Z?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G07GX4Z transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G07GX4Z?

74AUP1G07GX4Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G07GX4Z order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G07GX4Z?

For technical support, including 74AUP1G07GX4Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G07GX4Z requirements.

6.How does Aetrix verify that 74AUP1G07GX4Z is sourced from the original manufacturer or authorized distributors?

All 74AUP1G07GX4Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G07GX4Z meets industry standards.

7.What is the process for return or replacement of 74AUP1G07GX4Z?

All 74AUP1G07GX4Z units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G07GX4Z, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G07GX4Z part is unused and in its original packaging.

Return procedure for 74AUP1G07GX4Z:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…