Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP1G0832GN,132

Part No.:
74AUP1G0832GN,132
Manufacturer:
Nexperia USA Inc.
Category:
Gates and Inverters - Multi-Function, Configurable
Package:
6-XFDFN
Datasheet:
Aetrix74AUP1G0832GN,132.pdf
Description:
IC GATE AND/OR 3-IN 6XSON
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:5,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP1G0832GN,132 from Nexperia is a single 3-input AND-OR logic gate (Y = (A × B) + C) with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply, delivering <0.9 μA max static ICC and <10% VCC overshoot/undershoot. It supports partial power-down via IOFF circuitry and is rated for -40 °C to +125 °C operation in ultra-compact XSON6 (SOT1115) package. Used in low-power sensor interface signal conditioning and battery-powered I/O expansion.

For engineers reviewing the 74AUP1G0832GN,132 datasheet, 74AUP1G0832GN,132 pinout, 74AUP1G0832GN,132 application, or 74AUP1G0832GN,132 equivalent, this device serves as a voltage-scalable combinational logic element with robust noise immunity, fast propagation delay (as low as 1.3 ns at 3.6 V), and guaranteed IOFF protection during system power sequencing.

Technical Context

This device implements a fixed Boolean function Y = (A × B) + C using CMOS logic with Schmitt-trigger input thresholds-ensuring reliable switching despite slow-rising or noisy signals. Its IOFF feature actively disables output terminals when VCC = 0 V, blocking backflow current up to ±0.75 μA.

It complies with JEDEC standards JESD8-12 through JESD8-B across five VCC ranges and meets HBM ESD >5000 V and CDM >1000 V. Propagation delay varies from 1.3 ns (VCC = 3.6 V, CL = 5 pF) to 26.6 ns (VCC = 0.8 V, CL = 15 pF), scaling predictably with load and supply.

Key Specifications

Parameter Value and Actual Design Meaning
Logic Function 3-input AND-OR: Y = (A × B) + C - enables compact implementation of priority OR with enable gating
Supply Voltage Range 0.8 V to 3.6 V - supports direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without level shifters
Max Static ICC 0.9 μA at VCC = 3.6 V - ensures negligible quiescent drain in always-on battery monitoring circuits
IOFF Leakage ±0.75 μA at VCC = 0 V - prevents cross-conduction in multi-rail systems during power-down sequencing
Propagation Delay 1.3 ns (min) at VCC = 3.6 V, CL = 5 pF - sufficient for sub-500 MHz clock domain handshaking
Input Thresholds VIL ≤ 0.30×VCC, VIH ≥ 0.70×VCC (at -40 °C to +125 °C) - provides >40% noise margin under worst-case temperature/voltage
ESD Rating HBM >5000 V, CDM >1000 V - exceeds industrial IEC 61000-4-2 system-level immunity requirements

Pinout & Package

XSON6 package (SOT1115): extremely thin small outline, no leads, 6-terminal surface-mount, body size 0.9 mm × 1.0 mm × 0.35 mm, wettable flank compatible.

Pin/Terminal Circuit Role Design Meaning
1 (A) Data input A First AND operand; Schmitt-triggered for noise-tolerant signal acquisition
2 (GND) Ground reference 0 V return path; must be low-inductance for stable noise immunity
3 (B) Data input B Second AND operand; independently thresholded, supports asynchronous inputs
4 (Y) Output Y Active-drive output delivering (A × B) + C; IOFF-enabled during VCC = 0
5 (VCC) Supply voltage Single rail powering both logic core and IOFF control; decoupling required within 2 mm
6 (C) Data input C OR operand; bypasses AND stage - enables priority override functionality

Key Features

Feature Design Value
Schmitt-trigger inputs Enables clean logic transitions on slow or noisy signals (e.g., mechanical switch debouncing, analog comparator outputs)
IOFF partial power-down Prevents damaging back-current flow when VCC is off but inputs/outputs remain biased - critical for hot-swap I/O expanders
Ultra-low static power 0.9 μA max ICC allows integration into always-on subsystems (e.g., wake-up logic, tamper detection) without measurable battery impact
Overvoltage-tolerant inputs Withstands up to 3.6 V input regardless of VCC (down to 0.8 V) - simplifies mixed-voltage board design and eliminates external clamping diodes
Wide temperature range -40 °C to +125 °C operation validated - suitable for under-hood automotive modules and industrial motor controllers

Applications

Industrial Sensor Interface Battery-Powered IoT Node

Use Scenario: Combining motion-detection interrupt (C) with valid-data flag (A × B) before waking MCU.

IC Role / Device Role / Timing Role: Combinational logic arbiter enabling conditional wake-up with minimal latency and zero static current.

Use Value: Reduces average system current by eliminating polling; leverages Schmitt inputs to reject EMI from nearby motors or solenoids.

Use Scenario: Enabling RF transceiver only when both button press (C) and battery OK (A × B) are true.

IC Role / Device Role / Timing Role: Low-VCC logic gate performing safety-critical enable gating prior to high-current RF activation.

Use Value: Prevents accidental transmission during low-battery brownout; IOFF blocks leakage when main rail is shut down.

Automotive Body Control Module Medical Wearable Power Sequencing

Use Scenario: Merging door-open alert (C) with ignition status (A × B) to trigger interior lighting only when safe.

IC Role / Device Role / Timing Role: Fault-tolerant combinatorial gate ensuring lighting activation requires two independent conditions.

Use Value: Meets ASIL-A functional safety intent via hardware-level redundancy; operates reliably across full automotive temp range.

Use Scenario: Controlling ECG amplifier biasing after verifying both electrode contact (A × B) and low-noise mode request (C).

IC Role / Device Role / Timing Role: Precision timing-gated enabler for analog front-end, minimizing noise injection during sensitive measurement windows.

Use Value: Eliminates digital switching noise during acquisition phase; Schmitt inputs reject coupling from adjacent digital traces.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-input AND-OR logic applications.

Alternative Part Technical Difference Application Difference Selection Advice
74LVC1G97GW,125 Higher ICC (max 4 μA), no Schmitt inputs, wider VCC (1.65–5.5 V), TSSOP6 package Lacks noise immunity for slow edges; better suited for high-speed 5 V logic interconnect Select if interfacing legacy 5 V peripherals and speed >100 MHz is required
SN74LVC1G97DBVR Same logic function, no Schmitt inputs, IOFF not specified, SOT-23-6 package, VCC = 1.65–5.5 V Uncontrolled input thresholds increase susceptibility to noise; lacks guaranteed power-down isolation Choose only for cost-sensitive non-critical applications where VCC ≥ 1.8 V and noise is absent

Compared with 74LVC1G97GW,125 and SN74LVC1G97DBVR, the 74AUP1G0832GN,132 uniquely combines sub-1 μA static power, Schmitt-trigger noise rejection, and certified IOFF protection-making it the sole option for ultra-low-power, mixed-voltage, and robust industrial edge nodes.

Availability

74AUP1G0832GN,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, battery-powered IoT nodes, automotive body control modules, and medical wearable power sequencing requiring stable component supply across extended temperature and voltage ranges.

Supply support for 74AUP1G0832GN,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency-enhancing components, with leadership in logic, discrete, and MOSFET technologies for automotive, industrial, and mobile markets.

The 74AUP (Advanced Ultra-low Power) logic family targets energy-constrained applications demanding sub-microamp static current, wide VCC scalability, and robust signal integrity-designed specifically for battery-operated and thermally restricted environments.

FAQ

Does the 74AUP1G0832GN,132 support true bidirectional operation?

No. It is a unidirectional logic gate with defined inputs (A, B, C) and output (Y). The IOFF feature disables the output driver when VCC = 0 V but does not enable reverse signal flow. Pin 4 (Y) is output-only; no internal feedback path or bus-hold circuitry is present per datasheet Section 6.2 and Figure 5.

Can the 74AUP1G0832GN,132 drive a 50 pF capacitive load reliably?

Yes, but with increased propagation delay: at VCC = 3.3 V, tpd rises to ~6.4 ns (CL = 30 pF, Table 9); extrapolating linearly, CL = 50 pF yields ~9.5 ns. Output drive strength remains sufficient (IO = ±4 mA min), though rise/fall times degrade slightly. No derating or thermal concern occurs at ambient temperatures ≤ +125 °C.

What is the minimum recommended PCB pad layout for SOT1115 (XSON6)?

Nexperia recommends solder pads matching SOT1115 outline SOT1115_po: 0.20 mm width × 0.90 mm length per terminal, 0.40 mm pitch between terminals, with 0.15 mm solder mask opening. Thermal pad (if used) must be isolated; footprint must include fiducials and avoid copper under the package body to prevent tombstoning during reflow.

Is the 74AUP1G0832GN,132 qualified for automotive AEC-Q100?

No. Per Nexperia's official product status documentation (Section 15, Legal Information), this device is not automotive-qualified. It is specified for industrial (-40 °C to +125 °C) use only. For AEC-Q100 Grade 2 or Grade 3 applications, consult Nexperia's automotive-grade equivalents such as the 74AUP1G0832GW/AU variant with explicit qualification documentation.

74AUP1G0832GN,132 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74AUP
Package/Case:
6-XFDFN
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
AND/OR Gate
Number of Circuits:
1
Number of Inputs:
3 Input (2, 1)
Schmitt Trigger Input:
No
Output Type:
Single-Ended
Current - Output High, Low:
4mA, 4mA
Voltage - Supply:
0.8V ~ 3.6V
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-XSON (0.9x1)

74AUP1G0832GN,132 FAQ

1.How can I place an order for 74AUP1G0832GN,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G0832GN,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G0832GN,132 reliable?

The price and inventory of 74AUP1G0832GN,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G0832GN,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1G0832GN,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G0832GN,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G0832GN,132?

74AUP1G0832GN,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G0832GN,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G0832GN,132?

For technical support, including 74AUP1G0832GN,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G0832GN,132 requirements.

6.How does Aetrix verify that 74AUP1G0832GN,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G0832GN,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G0832GN,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1G0832GN,132?

All 74AUP1G0832GN,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G0832GN,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G0832GN,132 part is unused and in its original packaging.

Return procedure for 74AUP1G0832GN,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP1G0832GN,132 Tags

  • 74AUP1G0832GN,132
  • 74AUP1G0832GN,132 PDF
  • 74AUP1G0832GN,132 Datasheet
  • 74AUP1G0832GN,132 Specifications
  • 74AUP1G0832GN,132 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP1G0832GN,132
  • Buy 74AUP1G0832GN,132
  • 74AUP1G0832GN,132 Price
  • 74AUP1G0832GN,132 Distributor
  • 74AUP1G0832GN,132 Supplier
  • 74AUP1G0832GN,132 Wholesale
Related Products
SN74LVC1G97DCKR
SN74LVC1G97DCKR

Texas Instruments

SN74LVC1G97DRLR
SN74LVC1G97DRLR

Texas Instruments

SN74LVC1G97DBVR
SN74LVC1G97DBVR

Texas Instruments

NC7SZ57P6X
NC7SZ57P6X

onsemi

SN74LVC1G97DCKT
SN74LVC1G97DCKT

Texas Instruments

MC100EP05DTR2G
MC100EP05DTR2G

onsemi

MC100EP08DTR2G
MC100EP08DTR2G

onsemi

NB7L86AMNHTBG
NB7L86AMNHTBG

onsemi

HMC722LP3E
HMC722LP3E

Analog Devices Inc.

74LVC1G97GW,125
74LVC1G97GW,125

Nexperia USA Inc.

74LVC1G57GW,125
74LVC1G57GW,125

Nexperia USA Inc.

74LVC1G97GV,125
74LVC1G97GV,125

Nexperia USA Inc.

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER