Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP1G08GF,132

Part No.:
74AUP1G08GF,132
Manufacturer:
Nexperia USA Inc.
Category:
Gates and Inverters
Package:
6-XFDFN
Datasheet:
Aetrix74AUP1G08GF,132.pdf
Description:
IC GATE AND 1CH 2-INP 6XSON
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:4,416

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP1G08GF,132 from Nexperia is a single 2-input CMOS AND gate with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply, delivering <0.9 μA max ICC at 25 °C, 3.5 ns max propagation delay at 3.6 V/CL=5 pF, and IOFF-enabled partial power-down protection. It serves as a low-power logic combiner in battery-powered sensor interfaces and I²C bus signal conditioning.

For engineers reviewing the 74AUP1G08GF,132 datasheet, 74AUP1G08GF,132 pinout, 74AUP1G08GF,132 application, or 74AUP1G08GF,132 equivalent, this device supports ultra-low-voltage digital interfacing, noise-immune input handling, and system-level power sequencing where VCC may be ramped independently across subsystems.

Technical Context

The 74AUP1G08GF,132 implements standard positive-logic AND functionality (Y = A · B) with hysteresis on both inputs, enabling robust operation with slow-rising signals up to 200 ns/V transition rate. Its IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current during hot-swap or partial power-down scenarios.

It complies with JEDEC standards JESD8-12 through JESD8C for multi-voltage interoperability and meets HBM ESD >5000 V and CDM >1000 V. Input tolerance extends to 3.6 V regardless of VCC, supporting mixed-voltage domain interfacing without level shifters.

Key Specifications

Parameter Value and Actual Design Meaning
Supply Voltage Range 0.8 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without external regulators.
Max ICC (Static) 0.9 μA at 25 °C - Ensures sub-microamp quiescent draw in always-on sensor nodes or real-time clock supervisors.
tpd (VCC = 3.6 V, CL = 5 pF) 3.5 ns - Supports >100 MHz toggle rates in compact timing-critical paths like reset synchronization or status flag gating.
VIH/VIL Thresholds VIL ≤ 0.35×VCC, VIH ≥ 0.65×VCC - Provides >30% noise margin at 1.8 V, critical for noisy industrial PCB environments.
IOFF Leakage ±0.75 μA at VCC = 0 V - Prevents >100 μA backfeed into powered-down rails, satisfying IEC 62368-1 system isolation requirements.
Input Overvoltage Tolerance 3.6 V absolute max - Allows safe connection to 3.3 V buses even when VCC = 1.2 V, eliminating need for external clamping diodes.
Operating Temperature -40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLC I/O cards, and outdoor edge compute enclosures.

Pinout & Package

XSON6 package (SOT886): plastic extremely thin small outline, no leads, 6 terminals, body size 1.0 mm × 1.45 mm × 0.5 mm, thermal pad optional, side-wettable flanks not present.

Pin/Terminal Circuit Role Design Meaning
1 A Primary data input with Schmitt-trigger hysteresis; accepts slow edges up to 200 ns/V without oscillation.
2 B Secondary data input with identical Schmitt characteristics; enables dual-signal enable gating (e.g., EN1 ∧ EN2).
3 GND Dedicated ground reference; must be low-impedance for stable noise immunity and IOFF activation.
4 Y Push-pull output driving CMOS loads; sinks/sourcing ±4 mA at 3.0 V, compatible with 50 Ω transmission lines.
5 n.c. No-connect terminal - left unconnected per design; no internal bond wire or circuitry attached.
6 VCC Single-supply rail input; powers internal logic and enables IOFF state when pulled to 0 V during power-down sequences.

Key Features

Feature Design Value
Schmitt-trigger inputs Enables reliable logic decision with slow or noisy signals (e.g., mechanical switch debouncing or analog comparator outputs).
IOFF partial power-down Prevents destructive back-current flow when VCC is off but A/B/Y pins remain biased by other active circuits.
Overvoltage-tolerant inputs Accepts 3.6 V inputs while VCC = 0.8 V–1.2 V, simplifying inter-domain communication in heterogeneous SoC subsystems.
Ultra-low dynamic power CPD = 4.0 pF at 3.6 V - Limits switching power to <50 μW at 1 MHz, extending battery life in wearable health monitors.
Wide temperature qualification Specified from -40 °C to +125 °C - Validated for engine control units, motor drives, and telecom base station fan controllers.

Applications

Industrial Sensor Interface Low-Power Wearable Controller

Use Scenario: Combining motion-detect and low-battery flags before waking an MCU from deep sleep.

IC Role / Device Role / Timing Role: Dual-input logic gate enabling wake-event arbitration with sub-μA static current draw.

Use Value: Eliminates need for discrete MOSFET-based OR-ing, reducing BOM count and PCB area by 30% versus discrete solutions.

Use Scenario: Gating I²C SDA/SCL activity only when both host processor and sensor are powered and ready.

IC Role / Device Role / Timing Role: Enable-controlled bus isolator using Schmitt inputs to reject EMI-induced glitches on control lines.

Use Value: Prevents spurious I²C transactions during power ramp-up, avoiding sensor initialization failures in medical patches.

Automotive Body Control Module Smart Home Hub Power Sequencing

Use Scenario: AND-ing door-open and ignition-OFF signals to trigger interior light timeout logic.

IC Role / Device Role / Timing Role: Noise-immune combinatorial logic element tolerant of 12 V battery ripple and load-dump transients.

Use Value: Delivers >100 k-cycle reliability without contact bounce artifacts, meeting ISO 16750-2 pulse test requirements.

Use Scenario: Enabling USB-C PD negotiation only after main 5 V rail and auxiliary 3.3 V LDO are stable.

IC Role / Device Role / Timing Role: Power-good coordinator ensuring strict sequencing compliance per USB Type-C specification.

Use Value: Replaces RC+transistor timing networks with deterministic, temperature-stable logic, cutting debug time by 70%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input AND gate applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74LVC1G08DBVR Higher ICC (max 10 μA), no IOFF, VCC min = 1.65 V Not suitable for 0.8–1.2 V systems or partial power-down architectures Select only if operating exclusively above 1.65 V and IOFF is unnecessary.
74LVC1G08GW,125 Same package (TSSOP5), higher tpd (5.5 ns @ 3.3 V), no Schmitt inputs Lacks noise immunity for slow-switching sensors; requires external filtering in EMI-prone environments Choose when cost is primary constraint and input slew rates exceed 10 V/ns.

Compared with SN74LVC1G08DBVR and 74LVC1G08GW,125, the 74AUP1G08GF,132 uniquely combines sub-1 μA static current, Schmitt-trigger noise rejection, and true IOFF protection-making it the only option qualified for battery-backed always-on monitoring in automotive and industrial edge nodes.

Availability

74AUP1G08GF,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body electronics, low-power wearables, and smart home power sequencers requiring stable component supply across extended temperature ranges.

Supply support for 74AUP1G08GF,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and mobile markets.

The 74AUP (Advanced Ultra-low Power) family targets energy-constrained applications demanding nanowatt static power, wide voltage operation, and robustness in harsh electrical environments.

FAQ

Does 74AUP1G08GF,132 support 0.8 V operation with full timing guarantees?

Yes. The device is fully characterized down to 0.8 V, with propagation delay specified at 17.0 ns (typ) and input thresholds defined as 0.70×VCC (min VIH) and 0.30×VCC (max VIL). All static and dynamic parameters-including IOFF leakage and ESD ratings-are validated across the full 0.8 V to 3.6 V range per JEDEC JESD8-12.

Can the n.c. pin (Pin 5) be used as a thermal pad or grounded for improved thermal performance?

No. Pin 5 is internally unconnected with no bond wire or silicon tie. It must remain floating per Nexperia's design intent. Thermal dissipation relies solely on the exposed die pad (if present in variant) and solder connections to Pins 3 (GND) and 6 (VCC); grounding Pin 5 provides no thermal or electrical benefit and risks violating package integrity.

How does the IOFF feature behave when VCC ramps from 0 V to nominal voltage?

IOFF activates when VCC drops below ~0.2 V and remains active until VCC exceeds ~0.4 V. During this window, output Y is high-impedance regardless of A/B states, preventing current flow into or out of Y. This behavior is verified across -40 °C to +125 °C and ensures safe hot-plug operation in modular systems.

Is the Schmitt-trigger hysteresis adjustable or fixed?

Hysteresis is fixed and process-defined: typical ΔV = 0.15×VCC at 25 °C, with guaranteed minimum of 0.10×VCC over temperature. No external components or configuration pins modify it. This fixed threshold ensures predictable noise immunity without calibration overhead in production firmware.

74AUP1G08GF,132 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74AUP
Package/Case:
6-XFDFN
Packaging:
Tape & Reel (TR)
Product Status:
Obsolete
Logic Type:
AND Gate
Number of Circuits:
1
Number of Inputs:
2
Features:
-
Voltage - Supply:
0.8V ~ 3.6V
Current - Quiescent (Max):
500 nA
Current - Output High, Low:
4mA, 4mA
Input Logic Level - Low:
0.7V ~ 0.9V
Input Logic Level - High:
1.6V ~ 2V
Max Propagation Delay @ V, Max CL:
6.2ns @ 3.3V, 30pF
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-XSON, SOT891 (1x1)

74AUP1G08GF,132 FAQ

1.How can I place an order for 74AUP1G08GF,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G08GF,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G08GF,132 reliable?

The price and inventory of 74AUP1G08GF,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G08GF,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1G08GF,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G08GF,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G08GF,132?

74AUP1G08GF,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G08GF,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G08GF,132?

For technical support, including 74AUP1G08GF,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G08GF,132 requirements.

6.How does Aetrix verify that 74AUP1G08GF,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G08GF,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G08GF,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1G08GF,132?

All 74AUP1G08GF,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G08GF,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G08GF,132 part is unused and in its original packaging.

Return procedure for 74AUP1G08GF,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP1G08GF,132 Tags

  • 74AUP1G08GF,132
  • 74AUP1G08GF,132 PDF
  • 74AUP1G08GF,132 Datasheet
  • 74AUP1G08GF,132 Specifications
  • 74AUP1G08GF,132 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP1G08GF,132
  • Buy 74AUP1G08GF,132
  • 74AUP1G08GF,132 Price
  • 74AUP1G08GF,132 Distributor
  • 74AUP1G08GF,132 Supplier
  • 74AUP1G08GF,132 Wholesale
Related Products
SN74LVC1G14DBVR
SN74LVC1G14DBVR

Texas Instruments

SN74LVC1G14DCKR
SN74LVC1G14DCKR

Texas Instruments

SN74AHC1G14DBVR
SN74AHC1G14DBVR

Texas Instruments

SN74LVC1G08DBVR
SN74LVC1G08DBVR

Texas Instruments

SN74LVC1G08DCKR
SN74LVC1G08DCKR

Texas Instruments

SN74LVC1G32DCKR
SN74LVC1G32DCKR

Texas Instruments

SN74LVC1G04DBVR
SN74LVC1G04DBVR

Texas Instruments

74LVC1G08GW,125
74LVC1G08GW,125

Nexperia USA Inc.

SN74LVC1G04DCKR
SN74LVC1G04DCKR

Texas Instruments

SN74AHC1G08DBVR
SN74AHC1G08DBVR

Texas Instruments

SN74LVC1G32DBVR
SN74LVC1G32DBVR

Texas Instruments

SN74AHCT1G08DBVR
SN74AHCT1G08DBVR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER